CA (3rd) May2015
CA (3rd) May2015
of Pages : 02
Total No. of Questions : 09
B.Tech.(CSE)/(IT) (2011 onwards)
B.Tech.(3D Animation & Graphics) (2012 onwards)
(Sem.–3)
COMPUTER ARCHITECTURE
Subject Code : BTCS-301
Paper ID : [A1123]
Time : 3 Hrs. Max. Marks : 60
INSTRUCTION TO CANDIDATES :
1.
o m
SECTION-A is COMPULSORY consisting of TEN questions carrying T WO marks
each.
.r c
2. SECTION-B contains FIVE questions carrying FIVE marks each and students
has to attempt any FOUR questions.
3. SECTION-C contains T HREE questions carrying T EN marks each and students
pe
has to attempt any T WO questions.
m
a SECTION-A
o
l.
r p
Write short notes on :
.r c
b e
a) Differentiate between program interrupt and subroutine call.
g) How many clock cycles are required to process 100 tasks in five segmented
pipelines?
i) Write register transfer sequence for read and write from memory.
1 | M-56591 (S2)-1652
SECTION B
2. Explain any five addressing modes with suitable example.
3. Explain the various phases of instruction cycle with the help of flowchart.
4. What are microinstructions? Explain microinstruction format in detail.
5. How asynchronous data transfer is achieved with the help of handshaking method?
6. Explain the basic components of memory management unit.
7.
o m
SECTION C
What is mapping in context of cache memory? Explain three types of mapping
.r c
procedures used in cache memory.
8. What are the benefits of parallel processing? Explain Flynn’s classification for parallel
e
computers.
9.
p m
What are shift micro operations? Design 4 bit combinational circuit for shifter.
o
p a .r c
b r e
a p
b rp
2 | M-56591 (S2)-1652