Reference 5
Reference 5
net/publication/337000923
CITATION READS
1 1,149
2 authors, including:
Swaminathan J N
Freelance
37 PUBLICATIONS 128 CITATIONS
SEE PROFILE
Some of the authors of this publication are also working on these related projects:
Quality and Complexity Measurement of 2D-DCT Archietecture Using Loeffler Algorithm Along with CSD and CSE View project
All content following this page was uploaded by Swaminathan J N on 06 April 2021.
Abstract Digital information can be represented by Quadrature Phase Shift Keying (QPSK) modulation scheme. In
order to represent digital data, a finite variety of different signals is used in modulation schemes. For the
representation of digital signals, QPSK uses four unique phases. Due to the key features and performance
efficiency in bit error rate and optimal bandwidth, QPSK is commonly used in several modern digital
communication based applications. Satellite, wireless and mobile communication uses this technology.
QPSK modulators made with mux, counters and balanced modulators are already available in the market.
Due to the use of transformers for making these devices, they turn out to be bulky. This paper propose a
general purpose IC based novel QPSK modulator. This efficiently reduces the size and thereby the
complexity of the circuit.
Keywords Quadrature Phase Shift Keying (QPSK) - Pseudo Random Binary Sequence (PRBS) - Bit splitter -
Mutiplexer - Binary Phase Shift Keying (BPSK)
A New Hardware Design and Implementation
Author Proof
1 Introduction
CMOS IC instead of TTL ICs. In CMOS ICs all unused pins must be grounded to
Author Proof
In BPSK, there are two symbols since we use only one bit. Hence the phase shift
required between the symbols is 360/2 = 180°. QPSK has two bits per symbol and
hence there are 4 combinations: 00, 01, 10, 11. So the phase difference between any
two successive symbols is 360/4 = 90° [1]. These phase shifts are produced corre-
sponding to 4 different combinations of I and Q data (or Odd and Even data) (Table 1
and Fig. 3). AQ2
In Fig. 4, first wave form is PRBS data. 2nd and 3rd wave are I and Q output from
bit splitter. The last wave form is QPSK wave form. Note that the waveform changes
phases.
4 R. Rameshkumar and J. N. Swaminathan
Author Proof
3 QPSK Modulator
D flip-flops (4013) and one XOR gate (4030) so we can generate 24-1 = 15 bits (1 1 1
Author Proof
The clock pulse is taken from the astable multivibrator. Hence the data rate is same
as that of the clock frequency.
6 R. Rameshkumar and J. N. Swaminathan
This stage divides the input bit sequence from PRBS into even and odd bits. Bit splitter
is comprised by 3 D flip-flops(4013) (Fig. 7). The first D flipflop (Q and Q shorted)
divides the input clock into two. Now, Q and Q outputs of first flipflop are given as
clock to flipflops A and B. Data to A & B is from PRBSwhose common input data is
from PRBS generator. Flipflop A shifts only even bits (0, 2, 4…) and flipflop B shifts
only Odd bits (1, 3, 5, …) (Fig. 8).
Upper waveform is clock pulse obtained from the Astable multivibrator output and
lower one is PRBS data. The waveform swings between 0 and 5 V. (Unipolar) We can
observe the pattern 100110101111000 from the lower waveform. For each complete
cycle of square wave, one bit is assumed. This pattern will repeat periodically for every
15 bits (Figs. 9, 10, 11 and 12).
Fig. 9. Clock pulse and PRBS data Fig. 10. QPSK waveform (4 QAM)
5 Conclusion
The four unique phases of a QPSK signal are clearly expressed in the waveforms
shown in the result section. It is beyond the traditional textbook methodology. QPSK
and similar solid applications can be demonstrated and implemented using easily
available general purpose ICs. This overcomes the bulkiness, complexity and cost of
8 R. Rameshkumar and J. N. Swaminathan
the balanced modulators that use transformers in their circuits. Other ICs such as
Author Proof
MC1496 provide higher accuracy but are more complex and expensive. These draw-
backs are overcome by the proposed circuit.
References
1. Chowdhury, M.A.N., Mahfuz, M.U., Chowdhury, S.H., Kabir, M.M.: Design of an improved
QPSK modulation technique in wireless communication systems. In: IEEE International
Conference on Electrical Information and Communication Technology (EICT) (2017)
2. Pareek, V.: A novel implementation of QPSK modulator on FPGA. In: IEEE Students’
Conference on Electrical, Electronics and Computer Science (SCEECS) (2016)
3. Birla, N., Gautam, N., Patel, J., Balaji, P.: A novel QPSK modulator. In: IEEE International
Conference on Advanced Communications, Control and Computing Technologies (2014) AQ3
4. Jain, M., Kesharwani, P., Malviya, A.K., Khare, K., Shandilya, P., Haldar, S., Rai, H.,
Aggarwal, S.: Performance optimized digital QPSK modulator. In: International Conference
on Energy, Communication, Data Analytics and Soft Computing (ICECDS) (2017)
Author Proof
Book ID : 480720_1_En
Chapter No : 29
Please ensure you fill out your response to the queries raised below
and return this form along with your corrections.
Dear Author,
During the process of typesetting your chapter, the following queries have
arisen. Please check your typeset proof carefully against the queries listed below
and mark the necessary changes either directly on the proof/online grid or in the
‘Author’s response’ area provided below
or and/or
Insert double quotation marks (As above)
or
Insert hyphen (As above)
Start new paragraph
No new paragraph
Transpose
Close up linking characters