Scribd
Upload
23 views45 pages

Coa Unit 4 Notes

The document contains lecture notes on computer organization and architecture from Dr. A.P.J. Abdul Kalam Technical University. The notes cover cache memory, including that it is static random access memory that bridges the speed mismatch between the CPU and main memory. The notes also discuss cache mapping, how it defines how blocks are mapped from main memory to cache memory during a cache miss.

Uploaded by

vy820743
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
23 views45 pages

Coa Unit 4 Notes

The document contains lecture notes on computer organization and architecture from Dr. A.P.J. Abdul Kalam Technical University. The notes cover cache memory, including that it is static random access memory that bridges the speed mismatch between the CPU and main memory. The notes also discuss cache mapping, how it defines how blocks are mapped from main memory to cache memory during a cache miss.

Uploaded by

vy820743
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 45

lOMoARcPSD|20984736

COA Unit 4 notes

Computer Organization & Architecture (Dr. A.P.J. Abdul Kalam Technical University)

Studocu is not sponsored or endorsed by any college or university


Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Scanned by CamScanner
Downloaded by JAY KISHOR THAKUR ([email protected])
lOMoARcPSD|20984736

Cache Memory-

• Cache memory is a Static Random-Access Memory.


• The main advantage of cache memory is its very fast speed.
• It can be accessed by the CPU at much faster speed than main
memory.
• Cache memory bridges the speed mismatch between the
processor and the main memory.
• Cache memory lies on the path between the CPU and the
main memory.
• It facilitates the transfer of data between the processor and
the main memory at the speed which matches to the speed
of the processor.

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

• Data is transferred in the form of words between the cache memory


and the CPU.
• Data is transferred in the form of blocks or pages between the
cache memory and the main memory.
Purpose-
The fast speed of the cache memory makes it extremely useful.
• It is used for bridging the speed mismatch between the
fastest CPU and the main memory.
• It does not let the CPU performance suffer due to the slower
speed of the main memory.

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Cache Mapping-

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

• Cache mapping defines how a block from the main memory


is mapped to the cache memory in case of a cache miss.
OR

• Cache mapping is a technique by which the contents of


main memory are brought into the cache memory.

The following diagram illustrates the mapping process-

• Main memory is divided into equal size partitions called as blocks or


frames.
• Cache memory is divided into partitions having same size as that of
blocks called as lines.
• During cache mapping, block of main memory is simply copied to the
cache and the block is not actually brought from the main memory.

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])


lOMoARcPSD|20984736

Downloaded by JAY KISHOR THAKUR ([email protected])

You might also like