Scribd
Upload
11 views

Lab 2 - 212169

Uploaded by

HANI SHAFIQAH BINTI RAZALI / UPM
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
11 views

Lab 2 - 212169

Uploaded by

HANI SHAFIQAH BINTI RAZALI / UPM
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

SEMESTER 2, 2022/2023

ECC3162
COMPUTER AND COMMUNICATION SYSTEMS PRACTICAL II

Name Matric No.

HANI SHAFIQAH BINTI RAZALI 212169

MUHAMMAD HAKIMI BIN MOHD ZAHID 212293

LAB 2:
SCHEMATIC DESIGN ENTRY

DATE:
4TH APRIL 2023

LABORATORY:
INTELLIGENT SYSTEMS ENGINEERING LAB

LECTURER:
PN. ROSLIZAH BINTI ALI

DEMONSTRATOR:
AISHAH BINTI ABD RAHMAN
WAN MUHAMMAD HAIKAL BIN SOBRI
1.0 Aim
1. To create schematic design entries using Quartus Prime design software.
2. To compile and test a simple light controller circuit and a 1-bit full adder.

2.0 Methodology
A. Schematic Design Entry
1. By going through the document given on PutraBLAST, we used the Quartus Prime
software as guidance for schematic design entry and implemented all the
procedures.
2. We compared the results obtained to our results from Lab 1B.
B. Design of 1-bit full adder
1. By using the schematic design entry, steps in Part A were followed to create and
compile a 1-bit full adder.
2. By using switches (SW0, SW1, and SW2) as input and LEDs (LEDR0 and LEDR1)
as the output on the DE1-SoC board, the functionality of the 1-bit full adder was
tested. The behavior was observed and recorded.
3. The results obtained were verified with the truth table of a 1-bit full adder.

3.0 Results
A. Schematic Design Entry

Figure 3.1

Figure 3.2 Figure 3.3


B. Design of 1-bit full adder

Figure 3.4

Figure 3.5 Figure 3.6

Figure 3.7
4.0 Discussion

While it is possible to test a higher-bit full adder with switches and LEDs, it may not be practical as the
number of inputs and outputs increases with each successive bit. Switches and LEDs are more suited
for testing simpler circuits with fewer inputs and outputs. Simulation software is another method for
testing circuits. Without physically assembling the circuit, simulation software allows you to virtually
examine the circuit’s design and functionality. This can save time and resources, especially for complex
circuits with several inputs and outputs. Simulation software can also provide more detailed information
about the circuit's behavior, such as voltage levels, current flow, and signal timing. This data can be
used to debug and optimize the circuit design. LTspice, Proteus, and CircuitMaker are some popular
simulation software options. These software packages provide a wide range of features and capabilities
for testing and simulating circuits.

Although schematic entry is a popular method for designing complex circuits, it has limitations in terms
of automation, scalability, high-frequency effects, cooperation, and visualization. Other design
methodologies, such as PCB layout tools or simulation software, may be more effective in overcoming
these constraints.
The Verilog design entry is excellent for large, complex, high-speed, and standard circuits that require
simulation and verification, whereas the schematic design entry is best for small to medium-sized,
simple, visual, and custom circuits. The choice between these options is dictated by the project's specific
design constraints and requirements.

A. Schematic Design Entry


Based on the results obtained (Figures 3.2 and 3.3), we managed to get exactly the result of
value f as in the truth table of the light controller circuit. To compare these results to results in
Lab 1, we found that this result is easy to obtain as we just designed the circuit using a
schematic. To answer the question in the lab handbook, the implementation that we prefer is
using a schematic design entry. This is because the schematic is much easier than the Verilog
design as the possibility to get the error is high because of the code.

B. Design of 1-bit full adder


Figured 3.5, Figure 3.6, and Figure 3.7 shows the results obtained after we succeed in compiling
a 1-bit full adder. These results were obtained exactly as in the truth table of a 1-bit full adder.

5.0 Conclusion
In conclusion, we obtained all the objectives and successfully understand both methods of using
Verilog design entry and Schematic design entry.

You might also like