DFX-Design For Excellence 1
DFX-Design For Excellence 1
Monday, February 13
9:00 am - 12:00 pm
Room: 1A
www.IPCAPEXEXPO.org
1/3/2017
Today’s Electronics
High Layer Counts
Wide Range Of Component
Package Sizes
Soldering Of Other Soldered
Assemblies
Mixed SMT & PTH Technology
Increased Component /
Interconnection Density
Higher Number Of Component
Placements (10,000 Plus)
Increase PCB Diversity – Size,
Layers & Material
1
1/3/2017
2
1/3/2017
DFLCC
DFUPC
DFReuse
3
1/3/2017
Multi-Functional Teams
Functional Member How Success Is Measured
Purchase Price Procurement
Delivery & Expense Manufacturing
Meet Specification Quality
Through-put Industrial Engineering
Schedule & Margin Program Management
Reliable Reliability
Environmental EH&S
Schedule & Expense EMS Partner
Schedule & Expense Critical Vendor
4
1/3/2017
What components would be selected and cost for this product if DFX project
measurement method was;
A) Design for lowest material procurement cost?
B) Design for lowest manufacturing cost?
C) Design for lowest life cycle cost?
5
1/3/2017
Collaboration spectrum
User-directed, unstructured Automated, structured processes
processes provide velocity, agility, responsiveness, provide efficiency, accuracy, and
and creativity centralized control
Source: Adobe
6
1/3/2017
Concept
Design Launch
Development
Market Idea Concept & &
& Project Ramp Up Production
Research Generation Feasibility Development Production
Planning
Start-Up
7
1/3/2017
Machining
– Metric Versus Imperial Cutting Tools (Radius
Tolerance)
8
1/3/2017
PCB Tolerances
9
1/3/2017
Equivalent Units
Single Step
Measurement
Multiple Step
Measurement
(Accumulation Of
Tolerance
Differences)
Higher Number Of
Steps – Greater
Impact Of Differences
10
1/3/2017
11
1/3/2017
High Risk
Component lifecycle analysis reduces the
potential impact of near end-of-life components
PAST CURRENT
12
1/3/2017
Component Selection
Component Sourcing
– Regional/Global Availability
– Industry Usage (Anti-Component Selection)
Part/Package Selection
– Component Procurement Life Cycle Position
– Manufacturability/Testability Impacts
Smallest Package May Be Most Expensive/Least Reliable
– Lead-Free Terminations
Not All Lead Free Alloys Are Compatible With Other Component
Package Assembly Processes Or Solder Alloys
– Assembly Process
Pin in Paste, Press-Fit, Temperature Sensitive
Supplier Selection
– Mergers & Acquisitions
– Supplier Location
13
1/3/2017
0.2 mm 0.4 mm
0.8 mm
1.0 mm
1.27 mm
Potential Issues:
– PCB Flatness
■ Surface Plating
■ Internal Split Plane
■ NFP Removal Impacts
– PCB Warpage
14
1/3/2017
Measured At 2 Ghz
Measured At 2 Ghz
15
1/3/2017
** Prepreg Resin Content Is Reduced in High Pressure Lamination Due to in the Melt Phase
Predicted at 1MHz Source: Allied Signal & Isola Group
16
1/3/2017
“Differences in the velocity of differential signaling pairs occur when one side of the
pair travel over the resin while the other side travel over glass in a PCB laminate.”
PCB Laminates Influence High-Speed Data Rates, L.Ritchey, EDN, September 2015
17
1/3/2017
18
1/3/2017
– Polyester (Non-Solderable)
■ Printed Conductive Ink Technology
19
1/3/2017
20
1/3/2017
Flex Type 3
21
1/3/2017
Rigid-Flex Type 4
22
1/3/2017
Flex Materials
Polyimide Film Thickness:
– ½ mil (12um), 1 mil (25um)*, 2 mil (50um)*, 3 mil (75um), 5 mil (125um)
Copper Thickness:
– 1/8oz (5um), 1/4oz (9um), 1/3oz (12um), 1/2oz (18um)*, 1oz (35um)*,
2oz (70um), 3oz (105um)
Stiffener Materials:
– Epoxy-Glass (FR4)
– Polyimide-Glass
– Polyimide
– Metal: Copper, Aluminum, etc
23
1/3/2017
Construction Requirements
24
1/3/2017
25
1/3/2017
Polyimide Material
26
1/3/2017
27
1/3/2017
Bending Area
The visible fillet provides an indication of solder wetting and adds little
strength.
28
1/3/2017
SMT Pads
Minimum Or No Visible Solder (Toe) Fillets
Potential AOI/Inspection Issue
Component Spacing
Minimum Component to Component Spacing
Limited/No Rework
Limited AOI/Test Point Access
29
1/3/2017
30
1/3/2017
31
1/3/2017
32
1/3/2017
Placement And
Types Of Vias In
Pad Can Affect
Assembly Solder
Joint Formation
And Reliability
More Of An Impact
On Smaller
Components
And/Or Lower
I/O Count
Design and Construction Affects on PWB Reliability, Paul Reid, IPC Apex Proceedings 2012.
Design and Construction Affects on PWB Reliability, Paul Reid, IPC Apex Proceedings 2012.
33
1/3/2017
Micro-Via in Pad
X-ray Image
High Density Interconnect (HDI), Michael Creeden, IPC Flexible Circuits-HDI Forum Proceedings 2015
34
1/3/2017
Placement And
Types Of Vias In
Pad Can Affect
Assembly Solder
Joint Formation
And Reliability
More Of An Impact
On Smaller
Components
And/Or Lower
I/O Count
Design and Construction Affects on PWB Reliability, Paul Reid,
IPC Apex Proceedings 2012.
Placement And
Types Of Vias In
Pad Can Affect
Assembly Solder
Joint Formation
And Reliability
More Of An Impact
On Smaller
Components
And/Or Lower
I/O Count
Design and Construction Affects on PWB Reliability, Paul Reid,
IPC Apex Proceedings 2012.
35
1/3/2017
36
1/3/2017
Lack Of Planarity
Reduces The Effective
Resolution Of The
Fabrication Process,
Limiting Feature Size
37
1/3/2017
Trouble Shooting Printed Circuit Board Defects, Michael Carano, IPC Flexible Circuits-HDI Forum Tutorial 2015
38
1/3/2017
Balanced
Construction
Minimizes
Warpage
During PCB
Fabrication
And Assembly
Processes
Trouble Shooting Printed Circuit Board Defects, Michael Carano, IPC Flexible Circuits-HDI Forum Tutorial 2015
What Happens
Thinner Copper Produces More Precise Geometries On When Trace
Lines Less Than 0.005” In Width Widths
Continue To
Actual Conductor Shape Is Close To A Trapezoid Decrease?
39
1/3/2017
Panel Plating
– Entire Copper Surface On Both Sides And Holes Are Plated To
Final Thickness
Pattern Plating
– Masking Off Of The Copper Surface On Both Sides And Plating
Only The Traces And Pads Of The Circuit Pattern And Holes To
Final Thickness
Button Plating
– Masking Off Of The Copper Surface On Both Sides And Plating
Only Pads And Holes Of The Circuit Pattern To Final Thickness
(Also Called Pads Only Or Spot Plating)
40
1/3/2017
Etching Differences
Pattern and button plated circuits will result in an etched appearance a
“C” shape on the edge.
Panel plates circuits will results in an etched appearance of a
continuous slope appearance
Pattern/Button Plated Panel Plated
41
1/3/2017
DFM Rules for Smartphones: An Analysis of Yield on Extremely Dense Assemblies, Jimmy Chow et al., IPC Apex Proceedings 2012.
42
1/3/2017
Solution:
Develop fabrication note that will specify tolerance.
Example:
Non-solder mask defined land/pad size tolerance measured at crest shall be +/- 0.001”.
43
1/3/2017
44
1/3/2017
Solution:
Develop fabrication note that will specify tolerance of solder
mask openings on solder mask defined pads. This tolerance
may be limited to opening dimensions less than a maximum
dimension
45
1/3/2017
46
1/3/2017
47
1/3/2017
48
1/3/2017
49
1/3/2017
50
1/3/2017
Thank You!
Questions
51
Course Evaluations
The following materials are provided solely for your convenience. IPC MAKES NO WARRANTY, EXPRESS OR IMPLIED,
REGARDING, NOR ASSUMES ANY LEGAL LIABILITY OR RESPONSIBILITY FOR, THE ACCURACY OR COMPLETENESS OF ANY
INFORMATION CONTAINED IN THE FOLLOWING MATERIALS OR ANY MATERIALS PROVIDED AT THE WORKSHOP. IPC expressly
disclaims all warranties or guarantees, express or implied, including the warranties of merchantability and fitness for a particular
purpose. You agree as a condition of attending the workshop that IPC shall not be liable for damages of any kind in connection
with your use of or reliance upon these materials, which is at your sole risk. The inclusion of the materials in the Workshop and
any reference to any product or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply an
endorsement or recommendation by IPC. Any copying, scanning or other reproduction of these materials without the prior
written consent of the copyright holder may be prohibited by copyright laws.