 Introduction

 Counter type ADC

 Successive approximation ADC
Data  Flash ADC
 Dual slope ADC
Converters  Sigma-delta ADC
Weighted resistor DAC
R-2R DAC
Introduction:
Sampling theorem:
 “A band limited continuous time signal can be represented in its samples and
recovered back iff. the sampling frequency (fs) is greater than or equal to twice
of maximum frequency component (fm) present in the signal”
fs  2 fm
 fs is also called Nquist rate, min.sampling rate required to recover the signal
 Nquist interval is maximum time interval between equally spaced samples of a
signal that will enable the signal waveform to be completely recovered
1
Ts 
2 fm
 Sampling is the reduction of continuous time signal to discrete time signal
 Aliasing is …..?????
ADC & DAC
 Number of bits=bit depth=n KVref
 Resolution=step size=∆  ;k 1
X max  X min L
  Full scale range(FSR)=Xmax-Xmin=Vref
L Vref
 Total no. of quantization levels=L=2n 
X max  X min L
  Index w.r.t binary value=I
2n
 Quantized sample=Xq=Xmin+I∆ (2n  1)Vref
eq  Xq  X FSO 
 Quantization error=Xq-X 2n
 Full scale output voltage=FSO/FSV  (2n  1)
 Maximum conversion time=Tc(max) FSO
 n
2 1
 ADC & DAC
TRANSFER FUNCTION FOR 3 BIT ADC/DAC

Xq Xq
Vref=FSR 8∆ Vref=FSR 8∆

FSO 35 7∆ 111 FSO 35 7∆ 111

8 8
30 6∆ 110
8 code Xq range 30 6∆
8
110

25 5∆ 101 000 0 0≤x<0.5∆

8 25 5∆ 101
001 ∆ 0.5≤x<1.5∆ 8
20 4∆ 100 010 2∆ 1.5∆≤x<2.5∆ 20 4∆
8 100
8
011 3∆ 2.5∆≤x<3.5∆
15 3∆ 011
15 3∆ 011
8 100 4∆ 3.5∆≤x<4.5∆ 8
10 2∆ 010 101 5∆ 4.5∆≤x<5.5∆ 10 2∆ 010
8
8
110 6∆ 5.5∆≤x<6.5∆
5 ∆ 001
∆
8 111 7∆ 6.5∆≤x<7.5∆ 5
8
001

000 001 010 011 100 101 110 111 X 000 001 010 011 100 101 110 111 X
∆ 2∆ 3∆ 4∆ 5∆ 6∆ 7∆ FSR ∆ 2∆ 3∆ 4∆ 5∆ 6∆ 7∆ FSR
Binary weighted resistor DAC
Rf=R Digital i/p Analog o/p
a1 a2 a3 Vo
a1 2R 0 0 0 0
0 0 1 Vref/8
a2 22 R 0 1 0 2(Vref)/8)
a3 3
0 1 1 3(Vref)/8)
2R 1 0 0 4(Vref/8)
 a1 a2 an 
Vo  Vref   2   n  1 0 1 5(Vref/8)
an 2 2 2 
1 1 0 6(Vref/8)
2n R
a1  MSB; _ an  LSB 1 1 1 7(Vref/8)

 Less accurate due to many resistors

 Very difficult to achieve less than 1% tolerance for resistors
• Find the Vmax &Vmin for 11111 input with binary weigt=hted DAC.
Vref=10v,Rf=R=1kΩ.resistance toleranceis 2%. Find resolution and full
scale voltage

Rf  a1 a2 a2 an  Vref  Rf  Vref 10
Vo  Vref      K n   n  5
  2  R  2 2
R  2 22 22 2n 
1 1 1 1 1 1    0.3125
Vo  10   2  3  4  5 
1 2 2 2 2 2  Vref (2n  1) 10(25  1)
FSO  
Vo  9.6875v 2n 25
1.02  1 1 1 1 1  FSO  9
Vo (max)  10   2 3 4 5
0.98  2 2 2 2 2 
Vo (max)  10.0829v
9.98  1 1 1 1 1 
Vo (min)  10   2 3 4 5
1.02  2 2 2 2 2 
Vo (min)  9.30759
R-2R DAC
Digital i/p Analog o/p
a1 a2 a3 Vo
0 0 0 0
0 0 1 Vref/8
0 1 0 2(Vref)/8)
0 1 1 3(Vref)/8)
Vref 1 0 0 4(Vref/8)
Vth  1 0 1 5(Vref/8)
2 1 1 0 6(Vref/8)
Rth  R 1 1 1 7(Vref/8)

 a1 a2 an 
Vo  Vref   2   n 
2 2 2 
a1  MSB; _ an  LSB
• Find full scale output voltage if Rf=2kΩ & R=1kΩ. Find output voltage
when input is 10110.assume Vref=5v, find resolution and FSV
Rf  a1 a2 a3 an  Vref  2  5 10
Vo  Vref   2 2  n K    5 5
R 2 2 2 2  12
n
2 2
21 1 1 1 1    0.3125
Vo  5   2  3  4  5 
12 2 2 2 2  (2n  1)  Rf  (2  1)
n
FSV  KVref  Vref  
Vo  9.6875v 2 n
 R  2
n

21 0 1 1 0   2  (2  1)
5
Vo  5   2  3  4  5  FSV  5    9.6875v
12 2 2 2 2  1 2
5

Vo  6.875v
Ramp/Counter type ADC

33 MHz Limitations
Vin
COUNTER Clr CONTROL  Conversion time is
amplitude dependent of input

Digital output
COMPARATOR signal

Vdac
LATCH
Tc (max)  (2  1)Tclk
n
DAC

 If Vin>Vdac; comp o/p=1,else o/p=0

 Thus AND o/p=1 & counter increment to next
value
 Process continue until else condition of comp.
 When o/p of comp. is 0 the control will send
clear signal to counter.
 0000
0001
Successive approximations ADC 0010
0001
0010
0011
0011
Vin 0100
S/H 0100
0101
Control SAR 0101
1000

Digital output
0110
0111
0111
1000
COMPARATOR Clk 1000
1001
1001
1010
1010
1011
a a a a  1 0 0 0 1011
Vdac  Vref  3  2  2  0  1100
Vdac  2 4 8 16 
DAC VREF  16V 1101
1100
1101
1110
Vref VIN  11.2V 1111
1110

 Initially MSB is set (MSB=1)

1111
clock 1 2 3 4

 If Vin>Vdac; MSB retain it’s logic Advantages

state and the next bit is set  Independent of i/p voltage
 Else MSB reset(MSB=0) and next  Easy to use
bit is set  High accuracy
Tc (max)  nTclk
 Low power consumption
Dual slope ADC
 The Vin & Vref must be in
opposite polarity
 Initially the counter is 0000
 As the o/p of integrator increases
linearly, thus the high voltage
from comparator will be fed to
gated clock and continuously
increase the counter to 1111
 The control will switch to Vref
 It is very accurate but has long and counter repeat the same
conversion time process
Tc (max)  (2n 1 )Tclk
Sigma-delta ADC
Input analog
X1

X2=x5-x1

X3=x2+x3(n-1)

Yes No
X3>0

 High resolution ADC X4=logic 1 X4=logic 0

X5=1volt X5=-1volt
Flash/Parallel ADC
R
 Made up by 2n resistors and 2n-1 comparators
V1  Vref network
8R

7R
 S/H is used after Vin for constant amplitude
V7 
8R
Vref
 If Vin>Vref comp o/p=High; else Low
 How many resistors and comparators are

Digital outputs
needed for 16bit flash ADC?

Advantage Disadvantages
 Fastest design operation  Large size
 Uses single clock per  High power
operation consumptions
 Useful in large  Limited resolution
bandwidth application