Maskless Direct Write Lithography Patterned Molybdenum Metal Contacted Indium Silicon Oxide Thin Film Transistors
Maskless Direct Write Lithography Patterned Molybdenum Metal Contacted Indium Silicon Oxide Thin Film Transistors
https://doi.org/10.1007/s11664-023-10652-y
Received: 25 November 2022 / Accepted: 28 July 2023 / Published online: 1 September 2023
© The Minerals, Metals & Materials Society 2023
Abstract
In this work, indium silicon oxide (ISO) thin-film transistors (TFT) were developed with molybdenum as the source and drain
contact using sputtering and lithography techniques. The influence of channel length on the electrical properties of the ISO
TFTs was studied by varying the channel length from ultra-short 5 µm to 100 µm. The highest mobility of 13.23 cm2/V s
with an on/off ratio of 1 08 order was obtained for the ISO TFT post-annealed at 150°C with a channel length of 5 µm and
width of 250 µm. In addition, the bias stress stability of the ISO TFT was measured.
Graphical Abstract
Keywords Indium silicon oxide · thin-film transistor · sputtering process · photolithography process · channel dimensions
Introduction of the active channel layer cannot turn off the transistors,
which significantly affects switching speed. To overcome
The development of ultra-high-definition (UHD) flat panel these problems, various dopants have been added to the
displays requires the fabrication of thin film transistors indium oxide matrix to control the carrier concentration in
(TFT) with small feature size, very high mobility and wide the metal oxide active channel layers.4,8–15 Among them,
optical band gap.1 Indium oxide with spatially spread 5s indium silicon oxide (ISO) is showing major interest owing
orbital is known to have high mobility with a low process- to its excellent mobility and stable operation and low-tem-
ing temperature.2–7 However, the high carrier concentration perature process.11,16–19 The high bond dissociation energy
of silicon improves the stability of the ISO TFT while the
* S. Parthiban smaller ionic size of silicon is expected to reduce the ionic
[email protected]; [email protected] scattering in the indium oxide matrix, thereby improving the
1
Advanced Materials and Devices Laboratory, PSG Institute
electron mean free path for conduction.11 A high-mobility
of Advanced Studies, Peelamedu, Coimbatore 641004, India (31.7 cm2/V s) ISO TFT was reported for an ISO TFT fab-
2
School of Integrated Technology, Yonsei University,
ricated using a metal stencil mask with a low processing
Incheon 406‑840, Republic of Korea temperature.20,21 TFT fabrication for display application
13
Vol:.(1234567890)
Maskless Direct‑Write Lithography‑Patterned Molybdenum Metal‑Contacted Indium Silicon… 7535
Table I Comparison of Factor Maskless writer Photolithography Shadow mask Inkjet printing
commonly used patterning
technologies for TFT fabrication Cost High High Low Low
Resolution Very high High Low Medium
Mask Not needed Needed Needed Not needed
Photoresist Needed Needed Not needed Not needed
Process Multistep Multistep One-step One-step
Material consumption Large Large Medium Low
13
7536 S. Arulkumar et al.
A molybdenum metal (3-inch) target was used to deposit pressure of 3.5 × 10−4 Pa was achieved prior to deposition
~200 nm of molybdenum to act as source and drain con- and the sputtering process was carried out at a sputtering
tact using the RF magnetron sputtering process. The base power of 150 W while maintaining a pressure of 0.4 Pa in
an argon atmosphere. The residual photoresist was stripped
using acetone and the samples were cleaned with distilled
water. The channel length of the active channel layer was
varied from 5 µm to 100 µm whereas the channel width
was maintained at 250 µm for fabrication of the ISO TFT.
Finally, the ISO TFTs were annealed at 150°C for 1 h in air
atmospheric conditions. The structural and optical proper-
ties of the ISO thin film were discussed in our earlier work
and are not repeated here.20,21 The process flow diagram and
optical microscope image of the patterned ISO TFT along
with a schematic representation of the working of the ISO
TFT is shown in Figs. 1 and 2, respectively.
Fig. 2 (a) Optical microscope images of molybdenum metal contact deposited over patterned ISO thin film and (b) schematic representation for
formation of conduction pathway between source and drain electrode.
13
Maskless Direct‑Write Lithography‑Patterned Molybdenum Metal‑Contacted Indium Silicon… 7537
characteristics, while the maximum current of the ISO voltage. Application of a potential between the source and
TFT decreases with the increase in the channel length. The drain leads to the accumulation of charge carriers near the
rapid change in turn-on voltage with an increase in channel source terminal, which stretches towards the drain terminal.
length is explained by the formation of charge accumulation The accumulated charge carriers act as the conduction chan-
between the source and drain. nel between the source and drain contacts which affects the
Figure 2b shows a schematic representation for the forma- effective channel length. For a fixed drain–source voltage,
tion of charge accumulation and depletion regions between the conduction channel established between the source and
the source and drain electrodes for a fixed drain-source drain contacts remains constant. In the case of a decrease in
the physical channel length, this effect is amplified, which is
reflected by the drastic shift in the turn-on voltage towards
the negative region at lower channel length. Conductivity
through the charge accumulation region between source and
drain contacts results in the high drain current at short chan-
nel length, which in turn influences the maximum mobil-
ity and on/off ratio. The large hysteresis that was observed
in the ISO TFT was assumed to be due to the presence of
organic impurities between the metal–semiconductor inter-
face that was not removed during the removal of the pho-
toresist. This effect is clearly visible in short-channel-length
devices where the influence of the contact interface is clearly
emphasised.
These results indicate that the influence of downscaling
of channel dimensions is more dependent on the channel
length. However, unlike the previously reported results
where the mobility decreases with a decrease in chan-
Fig. 3 Transfer characteristics of ISO TFT with channel length nel length, it was observed that the maximum mobility of
increased from 5 µm to 100 µm for a fixed channel width of 250 µm. 13.23 cm2/V s with an on/off ratio on the order of 108 was
obtained for the ISO TFT fabricated with channel dimen-
Table II Electrical parameters of ISO TFT extracted from the transfer sions of 5 µm × 250 µm, and the mobility values obtained
characteristics for the ISO TFT fabricated with various channel dimensions
Channel Channel Ion/Ioff ratio Mobility, Turn-on
were between 8 cm2/V s and 10 cm2/V s for most of the
width (W) length (L), cm2/V s voltage, V channel dimensions. The electrical parameters extracted
(µm) µm from the transfer characteristics of the ISO TFT are shown
in Table II. It was observed that the conduction through the
250 5 8.24 × 108 13.23 ± 0.27 −22.0
channel accumulation region resulted in increased off-state
250 10 2.88 × 107 11.19 ± 0.31 −15.0
current for short-channel devices, which resulted in a reduc-
250 20 1.39 × 107 10.43 ± 0.28 −6.0
tion in the on/off ratio for short-channel devices compared
250 30 9.66 × 108 8.81 ± 0.24 −6.0
to other devices even when the on-state current of short-
250 40 8.17 × 108 9.02 ± 0.26 −6.0
channel devices was higher than that of the other devices.
250 50 3.55 × 108 8.86 ± 0.23 −6.0
These results are higher than those previously reported for
250 75 2.55 × 108 8.34 ± 0.25 −5.5
a photolithography-patterned ISO TFT (5 cm2/V s) as seen
250 100 1.93 × 108 8.52 ± 0.24 −5.5
in Table III.16
ISO (1 wt.% doping) 13.2 100 nm SiO2 Maskless writer (5 µm × 250 µm) 150°C This work
ISO (10%) 5 120 nm AlOx Photolithography (20 µm × 100 µm) 150°C 16
ISO (3%) – 5 nm + ISO 19.6 250 nm SiO2 Metal stencil mask (350 µm × 1000 µm) 250°C 17
(20%) – 5 nm
ISO (1 wt.% doping) 31.7 100 nm SiO2 Metal stencil mask (60 µm × 500 µm) 100°C 20
13
7538 S. Arulkumar et al.
Fig. 5 Bias stress analysis measurement of ISO TFT for a duration of 60 min, (a) positive bias stress transfer characteristics (VGS = +30 V), (b)
negative bias stress transfer characteristics (VGS = −30 V), (c) change in threshold voltage with bias stress and (d) bias stress instability model.
13
Maskless Direct‑Write Lithography‑Patterned Molybdenum Metal‑Contacted Indium Silicon… 7539
which can act as a trap for electrons. These weakly bonded transport in solution-processed I n2O3 transistors. Adv. Electron.
oxygen absorbs the free electrons to form stable states, Mater. 6, 2000682 (2020).
6. I. Abdullah, J.E. Macdonald, Y.H. Lin, T.D. Anthopoulos, N.H.
which leads to a drop in the carrier concentration. On the Salahr, S.A. Kakil, and F.F. Muhammadsharif, Bias stability of
other hand, during negative bias stress, the weakly bonded solution-processed In2O3 thin film transistors. J. Phys. Mater. 4,
surface oxygen atoms were desorbed, which increases the 015003 (2021).
free carrier concentration. The corresponding adsorption 7. S. Gupta and S.P. Lacour, Performance of indium gallium zinc
oxide thin-film transistors in saline solution. J. Electron. Mater.
and desorption of oxygen leads to the shift in turn-on volt- 45, 3192 (2016).
age towards the positive and negative regions, respectively.27 8. M. Estrada, Y. Hernandez-Barrios, A. Cerdeira, F. Ávila-Herrera,
This can be effectively curbed by employing a suitable pas- J. Tinoco, O. Moldovan, F. Lime, and B. Iñiguez, Crystalline-like
sivation layer on top of the ISO thin film. temperature dependence of the electrical characteristics in amor-
phous indium-gallium-zinc-oxide thin film transistors. Solid State
Electron. 135, 43 (2017).
9. S.Y. Huang, T.C. Chang, M.C. Chen, S.W. Tsao, S.C. Chen, C.T.
Tsai, and H.P. Lo, Device characteristics of amorphous indium
Summary gallium zinc oxide thin film transistors with ammonia incorpora-
tion. Solid State Electron. 61, 96 (2011).
10. K.A. Stewart, V. Gouliouk, D.A. Keszler, and J.F. Wager, Sput-
In summary, an ISO TFT with Mo metal contact of various tered boron indium oxide thin-film transistors. Solid State Elec-
channel dimensions was fabricated using photolithography tron. 137, 80 (2017).
and sputtering techniques. The effect of downscaling the 11. S. Aikawa, T. Nabatame, and K. Tsukagoshi, Si-incorporated
amorphous indium oxide thin-film transistors. Jpn. J. Appl.
channel dimensions on the electrical properties of the ISO Phys. 58, 090506 (2019).
TFT was studied by measuring the transfer characteristics. It 12. T.W. Seo, H.S. Kim, K.H. Lee, K.B. Chung, and J.S. Park, High
was observed that the obtained mobility is relatively between mobility and stability of thin-film transistors using silicon-
8 cm2/V s and 10 cm2/V s for most of the channel dimen- doped amorphous indium tin oxide semiconductors. J. Electron.
Mater. 43, 3177 (2014).
sions and the highest mobility of 13.23 cm2/V s with an on/ 13. Y.H. Lin and C.T. Lee, Stability of indium gallium zinc alu-
off ratio of 1 08 order was obtained for the ISO TFT fabri- minum oxide thin-film transistors with treatment processes. J.
cated with channel dimensions of 5 µm × 250 µm. The high Electron. Mater. 46, 936 (2017).
mobility of the ISO TFT with short channel dimensions indi- 14. T.H. Cheng, S.P. Chang, and S.J. Chang, Electrical properties of
indium aluminum zinc oxide thin film transistors. J. Electron.
cates the possibility of using it for high-resolution display Mater. 47, 6923 (2018).
panels where miniaturisation is emphasised. Further, ISO 15. S. Parthiban, K. Park, H.J. Kim, S. Yang, and J.Y. Kwon, Car-
TFTs with improved stability are needed using a suitable bon-incorporated amorphous indium zinc oxide thin-film tran-
passivation layer. sistors. J. Electron. Mater. 43, 4224 (2014).
16. G. Yao, H. Ma, S. Sambandan, J. Robertson, and A. Nathan,
Acknowledgments Dr. S. Parthiban thanks DST SERB (Grant No. Indium silicon oxide TFT fully photolithographically processed
CRG/2019/002107) for the financial support. for circuit integration. IEEE J. Electron Devices Soc. 8, 1162
(2020).
Conflict of Interest The authors declare that they have no conflict of 17. T. Kizu, S. Aikawa, T. Nabatame, A. Fujiwara, K. Ito, M. Taka-
interest. hashi, and K. Tsukagoshi, Homogeneous double-layer amorphous
Si-doped indium oxide thin-film transistors for control of turn-on
voltage. J. Appl. Phys. 120, 045702 (2016).
18. N. Mitoma, S. Aikawa, W. Ou-Yang, X. Gao, T. Kizu, M.F. Lin,
A. Fujiwara, T. Nabatame, and K. Tsukagoshi, Dopant selection
References for control of charge carrier density and mobility in amorphous
indium oxide thin-film transistors: comparison between Si- and
W-dopants. Appl. Phys. Lett. 106, 042106 (2015).
1. Y. Hara, T. Kikuchi, H. Kitagawa, J. Morinaga, H. Ohgami, H. 19. N. Mitoma, B. Da, H. Yoshikawa, T. Nabatame, M. Takahashi, K.
Imai, T. Daitoh, and T. Matsuo, IGZO-TFT technology for large- Ito, T. Kizu, A. Fujiwara, and K. Tsukagoshi, Phase transitions
screen 8K display. J. Soc. Inf. Disp. 26, 169 (2018). from semiconductive amorphous to conductive polycrystalline in
2. B. Wang, W. Huang, A. Facchetti, and T. J. Marks, in Amorphous indium silicon oxide thin films. Appl. Phys. Lett. 109, 221903
oxide semiconductors (Wiley, 2022), pp. 159–184. (2016).
3. H. Hosono, N. Kikuchi, N. Ueda, and H. Kawazoe, Working 20. S. Arulkumar, S. Parthiban, J.Y. Kwon, Y. Uraoka, J.P.S. Ber-
hypothesis to explore novel wide band gap electrically conducting mundo, A. Mukherjee, and B.C. Das, High mobility silicon
amorphous oxides and examples. J. Non. Cryst. Solids 198–200, indium oxide thin-film transistor fabrication by sputtering process.
165 (1996). Vacuum 199, 110963 (2022).
4. K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. 21. S. Arulkumar, S. Parthiban, and J.Y. Kwon, The influence of post-
Hosono, Room-temperature fabrication of transparent flexible annealing temperature on indium-silicon oxide thin film transis-
thin-film transistors using amorphous oxide semiconductors. tors. Mater. Sci. Semicond. Process. 145, 106665 (2022).
Nature 432, 488 (2004). 22. S. Lee, Y. Song, H. Park, A. Zaslavsky, and D.C. Paine, Channel
5. I. Isakov, H. Faber, A.D. Mottram, S. Das, M. Grell, A. Regoutz, scaling and field-effect mobility extraction in amorphous InZnO
R. Kilmurray, M.A. McLachlan, D.J. Payne, and T.D. Antho- thin film transistors. Solid State Electron. 135, 94 (2017).
poulos, Quantum confinement and thickness-dependent electron
13
7540 S. Arulkumar et al.
23. J. Jeong, G.J. Lee, J. Kim, and B. Choi, Scaling behaviour of 27. M. Nakata, C. Zhao, and J. Kanicki, DC sputtered amorphous In-
a-IGZO TFTs with transparent a-IZO source/drain electrodes. J. Sn-Zn-O thin-film transistors: electrical properties and stability.
Phys. D. Appl. Phys. 45 (2012) Solid State Electron. 116, 22 (2016).
24. J.M. Bernhard, Work Function Study of Iridium Oxide and Molyb-
denum Using UPS and Simultaneous Fowler-Nordheim I-V Plots Publisher's Note Springer Nature remains neutral with regard to
with Field Emission Energy Distributions (1999). jurisdictional claims in published maps and institutional affiliations.
25. R.F. Minibaev, A.A. Bagatur’yants, D.I. Bazhanov, A.A. Knizh-
nik, and M.V. Alfimov, First-principles investigation of the elec- Springer Nature or its licensor (e.g. a society or other partner) holds
tron work function for the (001) surface of indium oxide I n2O3 exclusive rights to this article under a publishing agreement with the
and indium tin oxide (ITO) as a function of the surface oxidation author(s) or other rightsholder(s); author self-archiving of the accepted
level. Nanotechnol Russ 5, 185 (2010). manuscript version of this article is solely governed by the terms of
26. R.M. Eastment, and C.H.B. Mee, Work function measurements such publishing agreement and applicable law.
on (100), (110) and (111) surfaces of aluminium. J. Phys. F Met.
Phys. 3, 1738 (1973).
13