Scribd
Upload
6 views

DLD 2

Uploaded by

ashrafadeel431
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
6 views

DLD 2

Uploaded by

ashrafadeel431
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 5

Submitted to;

Ms. Rija Abid


Submitted by;
Adeel Ashraf
Roll no;
bsf2204224
Sunject;
Digital Electronics and logic design
Question: Difference between latches and flipflops?
Answer:
Latches and flip-flops are both sequential logic circuits that can
store data, but there are some differences between the two:

1. Latches are level-sensitive devices, which means that the


output value changes as long as the input value is present. Flip-
flops are edge-triggered devices, which means that the output
changes only when a clock signal is present.

2. Latches can be used for temporary storage, but not for long-
term storage of data. Flip-flops are used for long-term storage
and are often used as memory elements in digital systems.

3. Latches are simpler and require fewer components than flip-


flops. However, flip-flops are more reliable and have more
predictable behavior than latches.

4. Latches are used in applications where data needs to be


updated continuously, such as in data transmission systems.
Flip-flops are used in applications where data needs to be
stored for longer periods of time, such as in memory circuits or
registers.
_________________________________

Question; Jk, SR, T and D flipflops using nand gates?

Answer;
# JK flip-flop using NAND gates:

The JK flip-flop can be obtained by connecting two NAND gates


in a particular configuration. The circuit diagram of the JK flip-
flop using NAND gates is shown below.

![JK flip-flop using NAND gates](https://www.electronics-


tutorials.ws/wp-content/uploads/2018/09/jk-flip-flop.gif)

# S-R flip-flop using NAND gates:

The S-R flip-flop can also be obtained using NAND gates. The
circuit diagram of the S-R flip-flop using NAND gates is shown
below.
![S-R flip-flop using NAND gates](https://www.electronics-
tutorials.ws/wp-content/uploads/2018/09/sr-flip-flop.gif)

# T flip-flop using NAND gates:


The T flip-flop can be obtained using a JK flip-flop and a NOT
gate. However, it is also possible to design a T flip-flop using
NAND gates only. The circuit diagram of the T flip-flop using
NAND gates is shown below.

![T flip-flop using NAND gates](https://www.electronics-


tutorials.ws/wp-content/uploads/2018/09/t-flip-flop.gif)

# D flip-flop using NAND gates:

The D flip-flop can be obtained by connecting an S-R flip-flop


and a NOT gate. However, it is also possible to design a D flip-
flop using NAND gates only. The circuit diagram of the D flip-
flop using NAND gates is shown below.

![D flip-flop using NAND gates](https://www.electronics-


tutorials.ws/wp-content/uploads/2018/09/d-flip-flop.gif)

You might also like