QM77048 Data Sheet
QM77048 Data Sheet
Product Overview
The Qorvo® QM77048 is a multi-mode, high efficiency Mid
Band and High Band L-PAMiD (LNA plus Power Amplifier
Module with integrated Duplexers) module designed for use as
the integrated RF front-end in multi-mode NR / LTE / UMTS /
CDMA mobile cellular equipment. The high efficiency L-PAMiD 62 Pin 6.5x8.6 mm leadless SMT Package
contains power amplifier paths and LNA bank for 3G/4G/5G
Mid and High Band frequencies along with distribution
switches, multiplex filters, and antenna switches for multi-band Key Features
coverage of both transmit and receive functions. QM77048
band select, LNA gain and operating parameters are • Integrated MB and HB LNAs
programmed through the Mobile Industry Processor Interface • Multi-Mode and Multi Band Capabilities
(MIPI) bus(es). The QM77048 transmit-receive module • NR, FDD-LTE/TDD-LTE, WCDMA, CDMA2000
supports Average Power Tracking (APT) and Envelope • Integrated Band 1, 3, 4, 73, 321,2,3, 34, 39, 40 and 41(38)
Tracking (ET) for application versatility combined with higher Filters for Transmit and Receive
system efficiency across a wide range of power levels. • Additional Bands Through External AUX Paths
• MIPI RFFE Digital Control Interface
The QM77048 is packaged in a RoHS-compliant, compact
• Intra-Band Uplink and Downlink Carrier Aggregation (CA):
62-pin, 6.5 x 8.6 x 0.8 (max) mm surface-mount leadless
B1, B3, B7, B39, B40, B41
package.
• Inter-band Downlink Carrier Aggregation (DL CA)
functionality: B39+B41, B34+B39, B1+B3+41, B1+B3+B403,
Functional Block Diagram B1+B3+B73+B321,2,3
• Designed and Optimized for Use with DC-DC Converter
• Support of Average Power Tracking (APT) and Envelope
Tracking (ET) for High System Efficiency and Versatility
• Supports Power Class 2 (PC2) within B41.
• Supports 5NR bands n1, n3, n4, n7, n40, n41(38), n66.
• Programmable with MIPI RFFE V3.0 Interfaces
1 – Not included in QM77048B
2 – Not included in QM77048D
3 – Not included in QM77048E
Applications
• 2G/3G/4G/5G Multi-Mode Modems, Handsets, Data Cards
or Wearable Devices
• High Performance Communication Systems
Ordering Information
PART NUMBER DESCRIPTION
QM77048x TR7 7” Reel with 750 pieces
QM77048x TR13 13” Reel with 5000 pieces
QM77048x PCK Evaluation board and 5 pc sample
QM77048x SB Sample Bag with 5 pc sample
Functional Block Diagram
Design Kit includes EVB with module,
QM77048x DK RD2000 Communication Bd and
harness.
Note: x = B, D,or E Version
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
1 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
2 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
5G NR Waveforms
Waveform Name format is "NRccMmm" where: cc is Channel BW (MHz); mm is MPR *10 to avoid showing the decimal point.
NR Bands are tested with Highest Channel BW and Lowest SCS unless otherwise specified
Duplex Channel RB RB
5G Waveform SCS Modulation RB allocation MPR
Mode BW Allocated start
NR20M00 FDD 20 15 DFT-s-OFDM QPSK Inner_Full 50 25 0
NR20M30 FDD 20 15 CP-OFDM QPSK Outer_Full 106 0 3
NR20M65 FDD 20 15 CP-OFDM 256QAM Outer_Full 106 0 6.5
NR30M00 FDD 30 15 DFT-s-OFDM QPSK Inner_Full 80 40 0
NR30M30 FDD 30 15 CP-OFDM QPSK Outer_Full 160 0 3
NR30M65 FDD 30 15 CP-OFDM 256QAM Outer_Full 160 0 6.5
NR80M00 TDD 80 30 DFT-s-OFDM QPSK Inner_Full 108 54 0
NR80M30 TDD 80 30 CP-OFDM QPSK Outer_Full 217 0 3
NR80M65 TDD 80 30 CP-OFDM 256QAM Outer_Full 217 0 6.5
NR100M00 TDD 100 30 DFT-s-OFDM QPSK Inner_Full 135 67 0
NR100M30 TDD 100 30 CP-OFDM QPSK Outer_Full 273 0 3
NR100M65 TDD 100 30 CP-OFDM 256QAM Outer_Full 273 0 6.5
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
3 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
4 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 1 5G NR Tx Characteristics
Test conditions unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temp = 25°C, VBATT = 3.8V,
APT Mode with proper MPR. Performance referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
5 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
6 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
7 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
8 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
PARAMETER CONDITIONS MIN. TYP. MAX. UNITS
value when LNA is turned on (after
Timing, LNA Enable Bus Park) 3.5
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
9 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
10 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
11 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 3 Rx Characteristics
Test conditions unless otherwise stated: VDD_LNA=1.2V, Temp = 25°C, VBATT = 3.8V, PA disabled, Gain state G1. Performance
referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
12 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
13 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
14 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
15 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 34 Rx Characteristics
Test conditions unless otherwise stated: VDD_LNA=1.2V, Temp = 25°C, VBATT = 3.8V, PA disabled, Gain state G1. Performance
referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
16 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
17 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
18 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 39 Rx Characteristics
Test conditions unless otherwise stated: VDD_LNA=1.2V, Temp = 25°C, VBATT = 3.8V, PA disabled, Gain state G1. Performance
referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
19 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
20 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
MB_AUX 5G NR Tx Characteristics
Test conditions unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temp = 25°C, VBATT = 3.8V,
APT Mode with proper MPR. Performance referenced to module pin location, including both B25_TX (MB_AUX1) and B66_TX
(MB_AUX2).
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
21 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
22 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
23 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
24 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
25 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
26 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
27 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
28 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
29 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 40 5G NR Tx Characteristics
Test conditions unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temp = 25°C, VBATT = 3.8V,
APT Mode with proper MPR. Performance referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
30 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
31 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Band 40 Rx Characteristics
Test conditions unless otherwise stated: VDD_LNA=1.2V, Temp = 25°C, VBATT = 3.8V, PA disabled, Gain state G1. Performance
referenced to module pin location.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
32 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
33 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
34 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
35 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
36 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
37 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
38 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
39 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus Information
MIPI RFFE
MIPI RFFE Bus Default USID Product ID Manufacturer ID
Version
Bus #1 (VIO, SCLK, SDATA)
Power Amplifier(s), Tx Rx Filters and 3.0 15 (0xF) 42 (0x2A) 966 (0x3C6) - Qorvo
Antenna Path Configuration
Bus #2 (VIO2, SCLK2, SDATA2)
3.0 3 (0x3) 43 (0x2B) 966 (0x3C6) - Qorvo
LNA Gain, LNA Path Configuration
Register Details
This section displays each register in table form. Table headers described here:
Bit(s) – Value 0 through 7 indicating bit position within the byte (8 bits). A range is indicated by M:L where M is the most
significant and L is the least significant bit of the range.
Field Name – Name given to the bit field within Qorvo Optimizer software. All names must be unique.
Description – description of the Bit Field and how the values are used.
R/W – Indicates whether a Bit Field is used for Read, Write, or both. NOTE: At the RFFE bus level, all registers can be read or
written to. This column helps the user know what to expect after a bus level read or write. If a Bit Field is labeled “W” (write), a
read will always return the default value. If a Bit Field is labeled “R” (read), a write can be performed, but it will not change the
value.
B/G/M – Indicates whether a Broadcast, Group, or Masked Write Command can be used to access the Bit Field.
Trig – Indicates whether the Write Command can be triggered. The value in the Trig column indicates which trigger causes the
Bit Field to be loaded from the shadow register. “T012” means that any or all triggers will cause a load from shadow register.
“T2” means that trigger 2 will load the register; trigger 1 or trigger 0 will have no effect. “No” means that triggered operation does
not apply. Extended triggers noted with ET3 – ET10. The extended triggers are assigned to mT-A, mT-B, mT-C, mT-D in
Registers 22 – 27. Extended trigger mask is Register 45. Extended trigger bits are in Register 46.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
40 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #1 Reg01 (0x01) – PA_CTRL1 (Configures Bias for Active Power Amplifier)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:5 Reserved 1b0 Not Used
R/W No T0
4:0 PA_BIAS_1 5b0_0000 PA Bias - driver stage
Reg01 Usage
Recommended register values are available from Qorvo Application Engineering in a Bias table based on Modulation Signal, Band, and
output power level. The values are developed for use on the evaluation board and subject to change.
Bus #1 Reg02 (0x02) – PA_CTRL2 (Configures Cap Switch and Bias for Active Power Amplifier)
Bit(s) Field Name Default Description R/W B/G/M Trig
Connects external decoupling capacitor to GND
7 CAP_SW 1b0 0: open (usually ET mode)
1: closed (usually APT mode)
R/W No T0
6:5 Reserved 2b00 Reserved
4:0 PA_BIAS_2 5b0_0000 PA Bias - power (final) stage
PA_BIAS_2 Usage
Recommended register values are available from Qorvo Application Engineering in a Bias table based on Modulation Signal, Band, and
output power level. The values are developed for use on the evaluation board and subject to change.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
41 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
42 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #1 Reg06 (0x06) – ANT_CPL_CTRL (Configures Antenna and RF Power Coupler Swap)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:3 Reserved 6b00_0000 reserved
1 CPL_INDEP 1b0 reserved
Antenna and coupler control swapping
R/W No T1
0: default (Ant2 controlled by Reg3[7:4], Ant1 controlled
0 ANT_CPL_SWAP 1b0 by Reg2[3:0],
1: swapped (Ant1 controlled by Reg03[7:4], Ant2
controlled by Reg03[3:0]
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
43 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #1 Reg08 (0x08) – PA_CTRL3 (Configures Bias for Active Power Amplifier, Alternate Register)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:4 PA_BIAS_2_MODE2 4b0000 PA Bias – power (final) stage
R/W No T0
3:0 PA_BIAS_1_MODE2 4b0000 PA Bias - driver stage
PA_BIAS Usage
Recommended register values are available from Qorvo Application Engineering in a Bias table based on Modulation Signal, Band, and
output power level. The values are developed for use on the evaluation board and subject to change.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
44 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #1 Reg29 (0x1D) – PRODUCT_ID (Device Identification)
Bit(s) Field Name Default Description R/W B/G/M Trig
This is a read-only register. However, during the
8b0010_1010
programming of the USID a write command sequence
7:0 PRODUCT_ID R No No
is performed on this register, even though the write
0x2A
does not change its value.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
45 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bit(s) Field Name Default Description R/W B/G/M Trig
Group slave ID 0
There is only 1 register for GSID0 & GSID1, but this register
7:4 GSID0_2 4b0000 can be accessed from either Reg27 or Reg34. This means
that write to Reg34 will reflect in Reg27 also, and vice
versa.
R/W No No
Group slave ID 1
There is only 1 register for GSID0 & GSID1, but this register
3:0 GSID1_2 4b0000 can be accessed from either Reg27 or Reg34. This means
that write to Reg34 will reflect in Reg27 also, and vice
versa.
Bus #1 Reg43 (0x2B) – BUS_LOAD (Configure SDATA driver for RFFE bus load in application)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:4 Reserved 4b0000 Not Used R/W No No
SDATA Driver strength in Readback Mode
0x0: 10pf 0x1: 20pf 0x2: 30pf
0x3: 40pf 0x4: 50pf 0x5: 60pf
3:0 BUS_LOAD 4b0100 0x6: 80pf 0x7: 100pf 0x8: 120pf R/W No No
0x9: 140pf 0xA: 160pf 0xB: 180pf
0xC: 200pf 0xD: 250pf
0xE-0xF: reserved
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
46 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #1 Reg44 (0x2C) – TEST_PATTERN (Fixed value for Slave Readback verification)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:0 TEST_PATTERN 8b1101_0010 A read of this register returns the test pattern R No No
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
47 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg03 (0x03) – PATH0_CTRL2 (LNA Output 0 Input/Band Select, Tune Value)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:5 PATH0_TUNE 3b000 PATH0 Tuning
Path 0 Trigger Mask (Trigger Bypass)
Enables/disables triggered operation on Path0 gain
1 PATH0_MASK 1b0 register.
0: triggers enabled
1: triggers disabled (masked)
Selects the band for LNA Output 0. (sets input and mux
switches)
0000: off (hi iso)
0001: B39
0010: B3
0011: B25 R/W M T0
0100: B34
0101: B1
3:0 LNA_PATH0 4b0000 0110: B66
0111: B40
1000: B41
1001: B7
1010: B30
1011: B32
1100: B40_CA
1101: B21
1110: MUX0_IN
1111: reserved (same as 0000)
LNA_PATH0 Notes
PATH0_TUNE recommended register values are available from Qorvo Application Engineering in a Mode table of LNA paths and
Bands. The values are developed for use on the evaluation board and subject to change.
Only one of B39, B3, or B25 may be selected between the 4 Paths.
Only one of B34, B1, or B66 may be selected between the 4 Paths
Only one of B40, B41, B7 or B30 may be selected between the 4 Paths.
Only one of B21, B32 or B40_CA may be selected between the 4 Paths
The same band may be selected to two Paths (gain may vary).
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
48 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
49 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg08 (0x08) – PATH1_CTRL2 (LNA Output 1 Input/Band Select, Tune Value)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:5 PATH1_TUNE 3b000 PATH1 Tuning
Path 1 Trigger Mask (Trigger Bypass)
Enables/disables triggered operation on Path1 gain
1 PATH1_MASK 1b0 register.
0: triggers enabled
1: triggers disabled (masked)
Selects the band for LNA Output 1. (sets input and mux
switches)
0000: off (hi iso)
0001: B39
0010: B3
0011: B25 R/W M T0
0100: B34
0101: B1
3:0 LNA_PATH1 4b0000 0110: B66
0111: B40
1000: B41
1001: B7
1010: B30
1011: B32
1100: B40_CA
1101: B21
1110: reserved
1111: reserved (same as 0000)
LNA_PATH1 Notes
PATH1_TUNE recommended register values are available from Qorvo Application Engineering in a Mode table of LNA paths and
Bands. The values are developed for use on the evaluation board and subject to change.
Only one of B39, B3, or B25 may be selected between the 4 Paths.
Only one of B34, B1, or B66 may be selected between the 4 Paths
Only one of B40, B41, B7 or B30 may be selected between the 4 Paths.
Only one of B21, B32 or B40_CA may be selected between the 4 Paths
The same band may be selected to two Paths (gain may vary).
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
50 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
51 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg13 (0x0D) – PATH2_CTRL2 (LNA Output 2 Input/Band Select, Tune Value)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:5 PATH2_TUNE 3b000 PATH2 Tuning
Path 2 Trigger Mask (Trigger Bypass)
Enables/disables triggered operation on Path2 gain
1 PATH2_MASK 1b0 register.
0: triggers enabled
1: triggers disabled (masked)
Selects the band for LNA Output 2. (sets input and mux
switches)
0000: off (hi iso)
0001: B39
0010: B3
0011: B25 R/W M T0
0100: B34
0101: B1
3:0 LNA_PATH2 4b0000 0110: B66
0111: B40
1000: B41
1001: B7
1010: B30
1011: B32
1100: B40_CA
1101: B21
1110: reserved
1111: reserved (same as 0000)
LNA_PATH2 Notes
PATH2_TUNE recommended register values are available from Qorvo Application Engineering in a Mode table of LNA paths and
Bands. The values are developed for use on the evaluation board and subject to change.
Only one of B39, B3, or B25 may be selected between the 4 Paths.
Only one of B34, B1, or B66 may be selected between the 4 Paths
Only one of B40, B41, B7 or B30 may be selected between the 4 Paths.
Only one of B21, B32 or B40_CA may be selected between the 4 Paths
The same band may be selected to two Paths (gain may vary).
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
52 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
53 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg18 (0x12) – PATH3_CTRL2 (LNA Output 3 Input/Band Select, Tune Value)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:5 PATH3_TUNE 3b000 PATH3 Tuning
Path 3 Trigger Mask (Trigger Bypass)
Enables/disables triggered operation on Path3 gain
1 PATH3_MASK 1b0 register.
0: triggers enabled
1: triggers disabled (masked)
Selects the band for LNA Output 3. (sets input and mux
switches)
0000: off (hi iso)
0001: B39
0010: B3
0011: B25 R/W M T0
0100: B34
0101: B1
0110: B66
3:0 LNA_PATH3 4b0000
0111: B40
1000: B41
1001: B7
1010: B30
1011: B32
1100: B40_CA
1101: B21
1110: MUX3_IN
1111: reserved (same as 0000)
LNA_PATH3 Notes
PATH3_TUNE recommended register values are available from Qorvo Application Engineering in a Mode table of LNA paths and
Bands. The values are developed for use on the evaluation board and subject to change.
Only one of B39, B3, or B25 may be selected between the 4 Paths.
Only one of B34, B1, or B66 may be selected between the 4 Paths
Only one of B40, B41, B7 or B30 may be selected between the 4 Paths.
Only one of B21, B32 or B40_CA may be selected between the 4 Paths
The same band may be selected to two Paths (gain may vary).
Bus #2 Reg21 (0x15) – PATH_RESET (Resets LNA path to default (Off state))
Bit(s) Field Name Default Description R/W B/G/M Trig
7:4 Reserved 4b0000 Reserved
PATH3 Reset
0 = no action
3 PATH3_RESET 1b0
1 = reset PATH3 path to 0000 (off)
this bit auto-clears and will always read back as 0
PATH2 Reset
0 = no action
2 PATH2_RESET 1b0
1 = reset PATH2 path to 0000 (off)
this bit auto-clears and will always read back as 0 W M No
PATH1 Reset
0 = no action
1 PATH1_RESET 1b0
1 = reset PATH1 path to 0000 (off)
this bit auto-clears and will always read back as 0
PATH0 Reset
0 = no action
0 PATH0_RESET 1b0
1 = reset PATH0 path to 0000 (off)
this bit auto-clears and will always read back as 0
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
54 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
55 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg26 (0x1A) – MAP_TRIG1 (Assigns Default Extended Trigger for mT_A, mT_B)
Bit(s) Field Name Default Description R/W B/G/M Trig
Trigger assignment for mTrig_B (applies when "default" is
7:4 mTRIG_B 4b0001
selected in Reg0x17)
R/W M No
Trigger assignment for mTrig_A (applies when "default" is
3:0 mTRIG_A 4b0000
selected in Reg0x16)
Bus #2 Reg27 (0x1B) – MAP_TRIG2 (Assigns Default Extended Trigger for mT_C, mT_D)
Bit(s) Field Name Default Description R/W B/G/M Trig
Trigger assignment for mTrig_D (applies when "default" is
7:4 mTRIG_D 4b0010
selected in Reg0x19)
R/W M No
Trigger assignment for mTrig_C (applies when "default" is
3:0 mTRIG_C 4b0011
selected in Reg0x18)
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
56 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Note: Qorvo does not allow for changing the trigger mask
and sending triggers within the same RFFE write.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
57 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
58 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Bus #2 Reg43 (0x2B) – BUS_LOAD (Configure SDATA driver for RFFE bus load in application)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:4 Reserved 4b0000 Not Used R/W No No
SDATA Driver strength in Readback Mode
0x0: 10pf 0x1: 20pf 0x2: 30pf
0x3: 40pf 0x4: 50pf 0x5: 60pf
3:0 BUS_LOAD 4b0000 0x6: 80pf 0x7: 100pf 0x8: 120pf R/W No No
0x9: 140pf 0xA: 160pf 0xB: 180pf
0xC: 200pf 0xD: 250pf
0xE-0xF: reserved
Bus #2 Reg44 (0x2C) – TEST_PATTERN (Fixed value for Slave Readback verification)
Bit(s) Field Name Default Description R/W B/G/M Trig
7:0 TEST_PATTERN 8b1101_0010 A read of this register returns the test pattern R No No
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
59 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
60 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
61 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
62 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
63 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Top View
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
64 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
65 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Mechanical Information
Package Marking and Dimensions
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
66 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Notes:
1. All dimensions are in millimeters. Angles are in degrees.
2. Dimension and tolerance formats conform to ASME Y14.4M-1994.
3. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
67 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
Handling Precautions
PARAMETER RATING STANDARD
ESD – Human Body Model (HBM) Class 1C (1000V) ESDA/JEDEC JS-001-2012
ESD – Charged Device Model (CDM) Class C3 (1000V) JEDEC JESD22-C101F
MSL – Moisture Sensitivity Level TBD IPC/JEDEC J-STD-020
Solderability
Compatible with both lead-free (260 °C max. reflow temperature) and tin/lead (245 °C max. reflow temperature) soldering processes.
RoHS Compliance
This part is compliant with the 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and
Electronic Equipment), as amended by Directive 2015/863/EU.
• Lead free
• Halogen Free (Chlorine, Bromine)
•
•
Antimony Free
TBBP-A (C15H12Br402) Free
Pb
• SVHC Free
Contact Information
For the latest specifications, additional product information, worldwide sales and distribution locations:
Web: www.qorvo.com
Tel: 1-844-890-8163
Email: [email protected]
Important Notice
The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or
liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the
latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to
any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS
INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND
ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE,
USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining
applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
68 of 69
QM77048/B/D/E
Integrated MHB L-PAMiD
REVISION HISTORY
Revision Date Description
REV A 08/07/2019 Initial Preliminary (Brief) Release. Information is subject to change!
REV B 1/22/2020 General updates and corrections. Add draft data tables (performance varies with sample
maturity). Update LNA register map to align with Engineering Samples.
REV C 04/04/2020 RFFE bus information corrected to show support for MIPI RFFE v3.0. Correction to Bus#1
Reg00 PA_MODE. Update Register map for ES2 samples. Add evaluation board schematic, and
block diagram. Update specification values and operating conditions.
REV D 04/15/2020 Corrections to descriptions of LNA registers and Enable bits.
REV E 07/15/2020 Updated Ordering Information.
Changed B41 GS0 NF from 5.9 to 5.2.
QM77048 K100 Data Sheet REV E | FOR NEGOTIATIONS ONLY, LIMITS ARE NOT FINAL www.qorvo.com
69 of 69