ST24C64
ST24C64
DESCRIPTION
The M27C64A is a 64Kbit EPROM offered in the
two ranges UV (ultra violet erase) and OTP (one Figure 1. Logic Diagram
time programmable). It is ideally suited for micro-
processor systems requiring large programs and is
organized as 8,192 by 8 bits.
The FDIP28W (window ceramic frit-seal package)
has transparent lid which allows the user to expose
the chip to ultraviolet light to erase the bit pattern.
A new pattern can then be written to the device by VCC VPP
following the programming procedure.
For applications where the content is programmed
only on time and erasure is not required, the 13 8
M27C64A is offered in PLCC32 package. A0-A12 Q0-Q7
P M27C64A
Table 1. Signal Names
A0-A12 Address Inputs E
E Chip Enable
G Output Enable
VSS
P Program AI00834B
VSS Ground
Figure 2A. DIP Pin Connections Figure 2B. LCC Pin Connections
VCC
VPP
A12
VPP 1 28 VCC
DU
NC
A7
P
A12 2 27 P
A7 3 26 NC 1 32
A6 4 25 A8 A6 A8
A5 5 24 A9 A5 A9
A4 6 23 A11 A4 A11
A3 7 22 G A3 NC
M27C64A A2 9 M27C64A 25 G
A2 8 21 A10
A1 9 20 E A1 A10
A0 E
A0 10 19 Q7
NC Q7
Q0 11 18 Q6
Q0 Q6
Q1 12 17 Q5
17
Q2 13 16 Q4
Q1
Q2
VSS
DU
Q3
Q4
Q5
VSS 14 15 Q3
AI00835
AI00836
2/12
M27C64A
be used to gate data to the output pins, inde- control bus. This ensures that all deselected mem-
pendent of device selection. Assuming that the ory devices are in their low power standby mode
addresses are stable, the address access time and that the output pins are only active when data
(tAVQV) is equal to the delay from E to output (tELQV). is required from a particular memory device.
Data is available at the output after a delay of tGLQV System Considerations
from the falling edge of G, assuming that E has
been low and the addresses have been stable for The power switching characteristics of Advanced
at least tAVQV-tGLQV. CMOS EPROMs require careful decoupling of the
devices. The supply current, ICC, has three seg-
Standby Mode ments that are of interest to the system designer:
The M27C64A has a standby mode which reduces the standby current level, the active current level,
the active current from 30mA to 100µA. The and transient current peaks that are produced by
M27C64A is placed in the standby mode by apply- the falling and rising edges of E. The magnitude of
ing a CMOS high signal to the E input. When in the the transient current peaks is dependent on the
standby mode, the outputs are in a high impedance capacitive and inductive loading of the device at the
state, independent of the G input. output.
Two Line Output Control The associated transient voltage peaks can be
suppressed by complying with the two line output
Because EPROMs are usually used in larger mem- control and by properly selected decoupling ca-
ory arrays, this product features a 2 line control pacitors. It is recommended that a 0.1µF ceramic
function which accommodates the use of multiple capacitor be used on every device between VCC
memory connection. The two line control function and VSS. This should be a high frequency capacitor
allows: of low inherent inductance and should be placed
a. the lowest possible memory power dissipation, as close to the device as possible. In addition, a
4.7µF bulk electrolytic capacitor should be used
b. complete assurance that output bus contention between VCC and VSS for every eight devices. The
will not occur. bulk capacitor should be located near the power
For the most efficient use of these two control lines, supply connection point. The purpose of the bulk
E should be decoded and used as the primary capacitor is to overcome the voltage drop caused
device selecting function, while G should be made by the inductive effects of PCB traces.
a common connection to all devices in the array
and connected to the READ line from the system
3/12
M27C64A
4/12
M27C64A
0.8V
0.4V
CL includes JIG capacitance
AI00826 AI00828
tAVQV tAXQX
tEHQZ
tGLQV
tELQV tGHQZ
Hi-Z
Q0-Q7
AI00778B
5/12
M27C64A
6/12
M27C64A
7/12
M27C64A
A0-A12 VALID
tAVPL
tQVPL tPHQX
VPP
VCC
tVCHPL tGHAX
tELPL
P
tPLPH tQXGL
PROGRAM VERIFY
AI00779
8/12
M27C64A
For a list of available options (Speed, Package, etc...) refer to the current Memory Shortform catalogue.
For further information on any aspect of this device, please contact the STMicroelectronics Sales Office
nearest to you.
9/12
M27C64A
mm inches
Symb
Typ Min Max Typ Min Max
A 5.72 0.225
A1 0.51 1.40 0.020 0.055
A2 3.91 4.57 0.154 0.180
A3 3.89 4.50 0.153 0.177
B 0.41 0.56 0.016 0.022
B1 1.45 – – 0.057 – –
C 0.23 0.30 0.009 0.012
D 36.50 37.34 1.437 1.470
D2 33.02 – – 1.300 – –
E 15.24 – – 0.600 – –
E1 13.06 13.36 0.514 0.526
e 2.54 – – 0.100 – –
eA 14.99 – – 0.590 – –
eB 16.18 18.03 0.637 0.710
L 3.18 0.125
S 1.52 2.49 0.060 0.098
∅ 8.89 – – 0.350 – –
α 4° 11° 4° 11°
N 28 28
A2 A3 A
A1 L α
B1 B e C
eA
D2
eB
D
S
N
∅ E1 E
1
FDIPW-a
Drawing is no to scale
10/12
M27C64A
mm inches
Symb
Typ Min Max Typ Min Max
A 2.54 3.56 0.100 0.140
A1 1.52 2.41 0.060 0.095
A2 – 0.38 – 0.015
B 0.33 0.53 0.013 0.021
B1 0.66 0.81 0.026 0.032
D 12.32 12.57 0.485 0.495
D1 11.35 11.56 0.447 0.455
D2 9.91 10.92 0.390 0.430
E 14.86 15.11 0.585 0.595
E1 13.89 14.10 0.547 0.555
E2 12.45 13.46 0.490 0.530
e 1.27 – – 0.050 – –
F 0.00 0.25 0.000 0.010
R 0.89 – – 0.035 – –
N 32 32
Nd 7 7
Ne 9 9
CP 0.10 0.004
D A1
D1 A2
1 N
B1
E1 E e
Ne F D2/E2
B
0.51 (.020)
1.14 (.045)
Nd A
R CP
PLCC
Drawing is no to scale
11/12
M27C64A
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to
change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
12/12
This datasheet has been downloaded from:
www.DatasheetCatalog.com