Scribd
Upload
51 views6 pages

Lab 11 - VLSI Ring Oscillator

Uploaded by

pranil shah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
51 views6 pages

Lab 11 - VLSI Ring Oscillator

Uploaded by

pranil shah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

B.E.

Electronics and Communication Semester V


VLSI Design (BTEC13404)
VLSI Design (3151105)
Ring Oscillator

Enrolment Number - ET22BTEC046

Name of Student - PRANIL SHAH

Aim - Draw schematic and layout of ring oscillator for 5 stages and 9 stages and identify
maximum frequency of oscillation. Also measure area in (μm)2. For output nodes, use notation as
Y_initials of your name. i.e. Y_NNS ,Y_KCP, Y_CHP

Part 1 - 5-stage Ring Oscillator Schematic - 4 points

Paste Schematic from Electric Here

Paste Spice code Here


*** TOP LEVEL CELL: STAGE5{sch}
Xring-osc@0 Y_PS gnd vdd net@0 ring-oscillator__ring-oscillator
Xring-osc@1 net@0 gnd vdd net@1 ring-oscillator__ring-oscillator
Xring-osc@2 net@1 gnd vdd net@2 ring-oscillator__ring-oscillator
Xring-osc@3 net@2 gnd vdd net@3 ring-oscillator__ring-oscillator
Xring-osc@4 net@3 gnd vdd Y_PS ring-oscillator__ring-oscillator
VDD VDD GND 1.8V
.tran 0.01 10ns
.END
Paste Waveform Here

Measurements

Time period of 1 cycle of oscillation =1.32

Frequency (MHz) =757

Part 2 - 9-stage Ring Oscillator Schematic using icon - 4 points

Paste Schematic from Electric Here

Paste Spice code Here

*** TOP LEVEL CELL: STAGE9{sch}


Xring-osc@7 net@2 gnd vdd net@3 ring-oscillator__ring-oscillator
Xring-osc@8 net@3 gnd vdd net@4 ring-oscillator__ring-oscillator
Xring-osc@9 net@4 gnd vdd net@5 ring-oscillator__ring-oscillator
Xring-osc@10 net@5 gnd vdd net@6 ring-oscillator__ring-oscillator
Xring-osc@11 net@6 gnd vdd net@7 ring-oscillator__ring-oscillator
Xring-osc@12 net@7 gnd vdd net@8 ring-oscillator__ring-oscillator
Xring-osc@13 net@8 gnd vdd net@9 ring-oscillator__ring-oscillator
Xring-osc@14 net@9 gnd vdd Y_PS ring-oscillator__ring-oscillator
Xring-osc@15 Y_PS gnd vdd net@2 ring-oscillator__ring-oscillator
VDD VDD GND 1.8V
.tran 0.01 20ns
.END

Paste Waveform Here

Measurements

Time period of 1 cycle of oscillation =2.5

Frequency (MHz) =400


Part 3 - 5-stage Ring Oscillator Layout - 4 points

Paste Layout from Electric Here

Paste Spice code Here

*** TOP LEVEL CELL: 5_STAGE{lay}


Mnmos@0 gnd net@8 net@0 gnd N L=0.4U W=2U AS=3.3P AD=5.2P PS=8.2U PD=14.2U
Mnmos@1 gnd Y_PS net@8 gnd N L=0.4U W=2U AS=3.3P AD=5.2P PS=8.2U PD=14.2U
Mnmos@3 gnd net@0 net@24 gnd N L=0.4U W=2U AS=3.3P AD=5.2P PS=8.2U PD=14.2U
Mnmos@4 gnd net@24 net@32 gnd N L=0.4U W=2U AS=3.3P AD=5.2P PS=8.2U PD=14.2U
Mnmos@5 gnd net@32 Y_PS gnd N L=0.4U W=2U AS=3.3P AD=5.2P PS=8.2U PD=14.2U
Mpmos@0 vdd net@8 net@0 vdd P L=0.4U W=4U AS=3.3P AD=7.4P PS=8.2U PD=18.2U
Mpmos@1 vdd Y_PS net@8 vdd P L=0.4U W=4U AS=3.3P AD=7.4P PS=8.2U PD=18.2U
Mpmos@3 vdd net@0 net@24 vdd P L=0.4U W=4U AS=3.3P AD=7.4P PS=8.2U PD=18.2U
Mpmos@4 vdd net@24 net@32 vdd P L=0.4U W=4U AS=3.3P AD=7.4P PS=8.2U PD=18.2U
Mpmos@5 vdd net@32 Y_PS vdd P L=0.4U W=4U AS=3.3P AD=7.4P PS=8.2U PD=18.2U
VDD VDD GND 1.8V
.tran 0.02 20ns
.END
Paste Waveform Here

Measurements

Time period of 1 cycle of oscillation =1.33

Frequency (MHz) =751

Area(𝞵m)^2=347.22

Part 2 - 9-stage Ring Oscillator Layout - 4 points

Paste Schematic from Electric Here


Paste Spice code Here
Mpmos@8 vdd net@56 Y_PS vdd P L=0.4U W=4U AS=3.6P AD=7.4P PS=8.4U PD=18.2U
VDD VDD GND 1.8V
.tran 0.02 10ns
.END

Paste Waveform Here

Measurements

Time period of 1 cycle of oscillation =2.66

Frequency (MHz) =375

Area(𝞵m)^2=644

Comparison

Oscillator Frequency(MHz) Area(𝞵m)2

5 stage schematic 757 —

5 stage layout 751 347.22

9 stage schematic 400 —

9 stage layout 375 644

You might also like