University of Engineering and Technology, Taxila

Department of Computer Engineering

CP-106L – Digital Logic Design

Lab Manual for Spring 2023

Instructor

Dr. Noshina Ishaq

Name: ________________________

Registration Number: ________________________

[email protected] |CP-106L| Digital Logic Design Lab

Manual
 LAB 01
OBJECTIVE:

 To study basic logic gates and their functions.

 Introduction to ICs, logic families, 74xx.
 Learn how to read Data sheets, IC diagrams etc.
 Familiarization with pins, switches, LEDs and power supply connections.
 Implementation of a basic gate’s circuits using ICs.

THEORY:

A logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and
one output. At any given moment, every terminal is in one of the two binary conditions low (0) or
high (1), represented by different voltage levels. The logic state of a terminal can, and generally does,
change often, as the circuit processes data. In most logic gates, the low state is approximately zero
volts (0 V), while the high state is approximately five volts positive (+5 V). There are seven basic
logic gates: AND, OR, XOR, NOT, NAND, NOR, and XNOR.

AND GATE:

The AND gate is so named because, if 0 is called "false" and 1 is called "true," the gate acts in the
same way as the logical "and" operator. The following illustration and table show the circuit symbol
and logic combinations for an AND gate. (In the symbol, the input terminals are at left and the output
terminal is at right.) The output is "true" when both inputs are "true." Otherwise, the output is "false."

AND gate

74LS08
[email protected] |CP-106L| Digital Logic Design Lab
Manual
 Input 1 Input 2 Output

0 0 0

0 1 0

1 0 0

1 1 1

OR GATE:

The OR gate gets its name from the fact that it behaves after the fashion of the logical inclusive "or."
The output is "true" if either or both of the inputs are "true." If both inputs are "false," then the output
is "false."

74LS32

[email protected] |CP-106L| Digital Logic Design Lab

Manual
 OR gate

Input 1 Input 2 Output

0 0 0

0 1 1

1 0 1

1 1 1

NOT GATE:

A logical inverter, sometimes called a NOT gate to differentiate it from other types of electronic
inverter devices, has only one input. It reverses the logic state.

Inverter or NOT gate

Input Output

1 0

0 1

[email protected] |CP-106L| Digital Logic Design Lab

Manual
 74LS04

Using combinations of logic gates, complex operations can be performed. In theory, there is no limit
to the number of gates that can be arrayed together in a single device. But in practice, there is a limit
to the number of gates that can be packed into a given physical space. Arrays of logic gates are found
in digital integrated circuits (ICs). As IC technology advances, the required physical volume for each
individual logic gate decreases and digital devices of the same or smaller size become capable of
performing ever-more-complicated operations at ever-increasing speeds.

Common Gate ICs:

Part
Description
number
quad 2-input NAND
7400 gate

7402 quad 2-input NOR gate

7408 quad 2-input AND gate

triple 3-input NAND
7410 gate

7432 quad 2-input OR gate

7486 quad 2-input XOR gate

[email protected] |CP-106L| Digital Logic Design Lab

Manual
LABORATORY TASK:

1) Power up the 2-input AND , OR and NOT ICs on a bread board.

2) Apply inputs using push-to-on/off switches and observe the output via LEDs.
3) Fill the Table provided in the result area.

RESULT:

A B A.B A+B A'

0 0
0 1
1 0
1 1

LAB Rubrics
Lab Developing Accomplishe
Beginning (1) Exemplary (4)
Rubrics (2) d (3)
Shows a solid
Demonstrates Demonstrates understanding of
Shows little to
Understandi limited a basic digital logic concepts.
no
ng of understanding understanding
understanding
Concepts of digital logic of digital logic
of concepts.
concepts. concepts.

Experiment Implemented Experiment is

Performs
conduction is most of the conducted properly
some sections
Exp. not As per experiment with correct
of the
Conduction guidelines and correctly and implementation and
experiment
requirements understands it Output, understanding
correctly.
are not met well is good

LAB Evaluation
Rubric 1

Rubric 2

Instructor Signature: Date:

[email protected] |CP-106L| Digital Logic Design Lab
Manual