0% found this document useful (0 votes)

11 views

Digilabwithheader

Notes

Uploaded by

Donya Pangil

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

11 views

Digilabwithheader

Notes

Uploaded by

Donya Pangil

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 156

ECE 427 B Engr. Thea Marie B.

Orinday
Family Name: ________________________ Date Performed: ________________
First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-1
ASK Modulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of the amplitude shift keying (ASK)

modulation.
2. Understand the signal waveform of the ASK modulation.
3. Understand the methods of testing and adjusting the ASK, modulation
circuit.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 350, Electronic Communications Systems by Wayne Tomasi, 5th Edition

Page 404,431, Electronics Communication System byRoy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-06 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 1-1, R1 = 1kΩ or refer to figure DCS11-1 on ETEK DCS –

6000-06 module. Let J2 be short circuit and J3 be open circuit.
2. Let the two terminal of I/P be short circuit and JP1 be open circuit, i.e. at the
data signal input terminal (Data I/P), input 0V DC voltage. By using
oscilloscope, observe on the output signal waveform of ASK signal (ASK
O/P), then record the measured results on Table 1-1.
3. Let the two terminal of I/P be open circuit and JP1 be short circuit, i.e. at the
data signal input terminal (Data I/P), input 5V DC voltage. By using
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
-1-
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
oscilloscope, observe on the output signal waveform of ASK signal (ASK
O/P), then record the measured results in Table 1-1.
4. At the data signal input terminal (Data I/P), input 5V amplitude, 100 Hz TTL
signal. By using oscilloscope, observe on the output signal waveform of ASK
signal (ASK O/P), then record the measured results in Table 1-1.
5. According to the input signal in table 1-1, repeat step 4 and record the
measured results in Table 1-1.
6. Refer once again to Figure 1-1, R1 = 510Ω or refer to the figure DCS11-1 on
ETEK DCS-6000-06 module. Let J2 be open circuit and J3 be short circuit.
7. According to the input signal in Table 1-2, repeat step 2 to step 4 and record
the measured results in Table 1-2.

Figure 1-1

Circuit diagram of ASK Modulator by using 2206 IC

Table 1-1 Measured results of ASK modulator by using 2206 IC.

Input 0V (I/P SC, J1 OC) 5V (J1 SC, I/P OC)

Signal

J2 SC
J3 OC

Input 100Hz 200Hz

Signal

J2 SC

J3 OC

Table 1-2 Measured results of ASK modulator by using 2206 IC.

Input 0V (I/P SC, J1 OC) 5V (J1 SC, I/P OC)

Signal

J2 OC
J3 SC

Input 100Hz 200Hz

Signal

J2 OC
J3 SC

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. What is the other name of amplitude shift keying? ( )

(a) On - Off keying (c) Binary ASK
(b) Binary FSK (d) QAM
2. If you are going to plot the output waveform, if the binary input is ( )
high the output is ______.
(a) Constant amplitude (c) Both A and B
(b) Constant Frequency (d) Neither A and B
3. In ASK, the _____ can meet the objective of and amplitude ( )
modulation.
(a) Comparator (c) Balance Modulator
(b) Low Pass Filter (d) Band Pass Filter
4. What is the purpose of R1 in figure 1-1?

5. What is the purpose of R2 and R5 in figure 1-1?

VIII. OBSERVATIONS AND DISCUSSIONS

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-2
ASK Demodulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of the amplitude shift keying (ASK)

demodulation.
2. Understand the operation theory of ASK asynchronous detector.
3. Understand the methods of testing and adjusting the ASK demodulation
circuit.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Pages 143-147, Electronic Communications Systems by Wayne Tomasi, 5th

edition
Pages 350-351, Electronic Communications Systems by Wayne Tomasi, 5th
edition
Page 404,431, Electronics Communication System byRoy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-06 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

Figure 2-1

Circuit diagram of ASK Modulator by using 2206 IC.

V. DATA

Table 2-1 Measured results of ASK demodulator by using asynchronous detector.

(2206 IC, J2 SC, J3 OC)

Data Signal Frequencies Data I/P ASK O/P

TP1 TP2

VP = 5V
fData = 100Hz

TP3 Data O/P

Table 2-1 Measured results of ASK demodulator by using asynchronous detector.

(2206 IC, J2 SC, J3 OC) (Continue)

Data Signal Frequencies Data I/P ASK O/P

TP1 TP2

VP = 5V
fData = 500Hz

TP3 Data O/P

Table 2-2 Measured results of ASK demodulator by using asynchronous detector.

( 2206 IC, J2 OC, J3 SC)

Data Signal Frequencies Data I/P ASK O/P

TP1 TP2

VP = 5V
fData = 100Hz

Table 2-2 Measured results of ASK demodulator by using asynchronous detector.

( 2206 IC, J2 OC, J3 SC) (Continue)

Data Signal Frequencies Data I/P ASK O/P

TP1 TP2

VP = 5V
fData = 500Hz

TP3 DATA O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 13 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

1. For ASK demodulator to obtain an envelope detection, the ( )

should pass through _____.
(a) Rectifier (c) Comparator
(b) Low Pass Filter (d) Buffer
2. It is a part of the circuitry of a ASK demodulator ( )
wherein if the signal pass through with these we can obtain the
positive half wave signal.
(a) Comparator (c) Low Pass Filter
(b) Rectifier (d) Buffer
3. In this experiment we use asynchronous detector to demodulate the ASK
signal, explain the process of demodulation with this method.

4. In figure 12-1 of your ETEK DCS-6000-06 module, what is the purpose of

VR1, μA741, D2, R4 and C2?

5. Explain the purpose of D1 in figure DCS12-1.

VIII. OBSERVATIONS AND DISCUSSIONS

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-3
FSK Modulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of Frequency Shift Keying (FSK)

modulator.
2. Understand the FSK modulation by using mathematical theory.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 15 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
3. Design and implement the FSK modulator by using Voltage Controlled
Oscillator (VCO).

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Pages 143-147, Electronic Communications Systems by Wayne Tomasi, 5th

Edition
Pages 351-358, Electronic Communications Systems by Wayne Tomasi, 5th
Edition
Pages 408-411, Electronics Communication Systems by Roy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-07 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 3-1 with R1 = 1kΩ and R5 = 10kΩ or refer to figure

DCS13-1 on ETEK DCS-6000-07 module. Let J2 and J4 be short circuit,
J3 and J5 be open circuit.
2. From the figure DCS13-1, let the two terminal of I/P be short circuit and
JP1 be open circuit, i.e. at the data signal input terminal (Data I/P), input
0V DC voltage. By using oscilloscope, observe on the output signal
waveform of FSK signal (FSK O/P), then record the measured results in
Table 3-1.
3. From the figure DCS13-1, let the two terminal of I/P be open circuit and
JP1 be short circuit, i.e. at the data signal input terminal Data (I/P), input
5V DC voltage. By using oscilloscope, observe on the output signal
waveform of FSK signal (FSK O/P), and then record the measured results
in Table 3-1.
4. At the data signal input terminal (Data I/P), input 5V amplitude, 100Hz
TTL signal. By using oscilloscope, observe on the output signal waveform
of FSK signal (FSK O/P), then record the measured results in Table 3-1.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 16 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
5. According to the input signal in Table 3-1, repeat step 4 and record the
measured results in Table 3-1.
6. Refer to figure 3-1 with R1 = 7.5kΩ and R5 = 15kΩ or refer to figure
DCS13-1 on ETEK DCS-6000-07 module. Let J2 and J4 be open circuit,
J3 and J5 be short circuit.
7. According to the input signal in Table 3-2, repeat step 2 to step 4 and
record the measured results in Table 3-2.

Figure 3-1

Circuit diagram of FSK Modulator by using 2206 IC

V. DATA

Table 3-1 Measured results of FSK modulator by using 2206 IC.

Input Signal 0V 5V

J2, J4 SC

J3, J5 OC

Input Signal TTL signal VP = 5V, f = 100Hz TTL signal VP = 5V, f = 200Hz

J2, J4 SC

J3, J5 OC

Table 3-2 Measured results of FSK modulator by using 2206 IC.

Input Signal 0V 5V

J3, J5 SC

J2, J4 OC

Input Signal TTL signal VP = 5V, f = 100Hz TTL signal VP = 5V, f = 200Hz

J3, J5 SC

J2, J4 OC

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 19 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. As the binary input change from logic 0 to a logic 1 and vice versa, ( )
the output frequency shifts between two frequency which are the
(a) 0 and 1 (c) mark and space
(b) f1 and f2 (d) fc and fm
2. The two frequency can be produced by using a _____. ( )
(a) Comparator (c) VCO
(b) Buffer (d) LPF
3. In FSK, why is it that the difference between the two received ( )
signal frequency should be large as possible?

4. What is the purpose of R3 and R4 on figure 2-1?

5. What is the purpose of R1 and R5 on figure 2 -1?

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 21 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Family Name: ________________________ Date Performed: ________________
First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-4
FSK Demodulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of Frequency Shift Keying (FSK)

demodulator.
2. Implement the FSK detector circuit by using PLL.
3. Understand the operation theory of comparator by using operational
amplifier as voltage level converter.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Pages 143-147, Electronic Communications Systems by Wayne Tomasi, 5th

Edition
Pages 351-358, Electronic Communications Systems by Wayne Tomasi, 5th
Edition
Pages 408-411, Electronics Communication Systems by Roy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-07 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to the circuit diagram in Figure 4-1or figure DCS14-1 on ETEK

DCS-6000-07 module. Without adding any signal at the input terminal
(FSK I/P), then by using oscilloscope, observe on the VCO output (TP1)
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 22 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
of LM565, adjust variable resistor VR1 so that the free-running frequency
of LM565 operates at 1170Hz.
2. At the input terminal (FSK I/P) of figure DCS14-1 input 4V amplitude and
870Hz sine wave frequency. By using oscilloscope and switching to DC
channel, then observe on the output signal waveform of FSK I/P, TP1,
charge and discharge test point (TP2), low pass loop circuit 1 (TP3), low
pass loop circuit 2 (TP4), low pass loop circuit 3 (TP5), low pass loop
circuit 4 (TP6), reference voltage of the comparator (TP7), output terminal
of the comparator (TP8) and data signal output port (Data O/P). Finally,
record the measured results in Table 4-1
3. At the input terminal (FSK I/P) of figure DCS14-1, input 4V amplitude
and 1370 Hz sine wave frequency. Repeat step 2 and record the measured
results in Table 4-2.
4. Refer to figure 4-2 with R1 = 7.5kΩ and R5 = 15kΩ or refer to figure
DCS13-1 on ETEK DCS-6000-07 module. Let J2 and J4 be open circuit,
J3 and J5 be short circuit.
5. Without adding any signal at the input terminal (FSK I/P) of figure DCS
14-1, then by using the oscilloscope, observe on the VCO output (TP1) of
LM565), adjust variable resistor VR1 so that the free running frequency of
lm565 operates at 1170Hz.
6. At the data signal input terminal (Data I/P) of figure DCS13-1, input 5 V
amplitude, 150Hz TTL.
7. Connect the modulated FSK signal (FSK O/P) of figure DCS13-1 to the
input terminal (FSK I/P) of figure DCS14-1. By using oscilloscope,
observe on the output signal waveforms of TP1, TP2, TP3, TP4, TP5, TP6
and Data O/P. Finally, record the measured results in Table 4-3.
8. According to the input signal in Table 4-3, repeat step 6 to step 7 and
record the measured results in Table 4-3

Figure 4-1

Circuit diagram of FSK Demodulator

Figure 4-2

Circuit diagram of FSK Modulator

V. DATA

Table 4-1 Measured results of FSK demodulator. ( Vin = 4V )

Carrier Signal Frequency Data I/P TP1

870Hz
TP2 TP3

TP4 TP5

TP6 TP7

TP8 Data O/P

Table 4-2 Measured results of FSK demodulator. ( Vin = 4V )

Carrier Signal Frequency Data I/P TP1

TP2 TP3

1370Hz

TP4 TP5

TP6 TP7

TP8 Data O/P

Table 4-3 Measured results of FSK demodulator by using 2206 IC.

( J3, J5 SC; J2, J4 OC)

Carrier Signal Frequency Data I/P TP1

TP2 TP3

TP4 TP5

Vp = 5V
150Hz

TP6 TP7

TP8 Data O/P

Table 4-3 Measured results of FSK demodulator by using 2206 IC.

( J3, J5 SC; J2, J4 OC) (Continue)

Carrier Signal Frequency Data I/P TP1

Vp = 5V
200Hz

TP2 TP3

TP4 TP5

TP6 TP7

TP8 Data O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. What is usually used as a FSK demodulator? ( )

(a) Voltage Controlled Oscillator (c) Buffer
(b) Phase Lock Loop (d) Comparator
2. The natural frequency of the PLL is made _____ to the ( )
center frequency of the FSK modulator.
(a) Higher (b) Lower (c) Equal (d) 0
3. Without any input signal, the output signal of the VCO ( )
is called _____.
(a) Cut off frequency (c) Peak frequency
(b) Free Running Frequency (d) Fundamental Frequency
4. What is the purpose of the μA741 in figure 4-1?

5. What are the functions of the pin 6 of LM565?

VIII. OBSERVATION AND DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-5
PSK Modulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of Phase Shift Keying (PSK) modulation.

2. Understand the signal waveform of PSK modulation.
3. Understand the methods of measuring and adjusting the PSK modulation
circuit.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Pages 143-147, Electronic Communications Systems by Wayne Tomasi, 5th

edition
Pages 351-358, Electronic Communications Systems by Wayne Tomasi, 5th
edition
Pages 411-412, Electronics Communication Systems by Roy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-08 module

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to the circuit in Figure 5-1 or refer to figure DCS15-1 on ETEK

DCS 6000-08 module.
2. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal. By using oscilloscope, observe on the output
signal waveforms of the unipolar to bipolar converter output terminal TP1,
and then record the measured results in Table 5-1.
3. According to the input signal in Table 5-1, repeat step 2 and record the
measured results in Table 5-1.
4. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal with 50% duty cycle, i.e. data signal streams with
“10”. By using the oscilloscope, observe on the output signal waveforms
of TP1, and then record the measured results in Table 5-2.
5. According to the input signal in Table 5-2, repeat step 4 and record the
measured results in Table 5-2.
6. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal with 50% duty cycle, i.e. data signal streams with
“10”. At the input terminal of carrier signal (Carrier I/P), input 400mV
amplitude and 20 kHz sine wave frequency.
7. By using the oscilloscope, observe on the output signal waveforms of the
output terminal of modulated PSK signal (PSK O/P). Adjust VR1 and
observe on the modulated PSK signal waveform until the waveform does
not occur distortion. Slightly adjust the VR2 to avoid the asymmetry of the
waveform. By using oscilloscope, observe on the output signal waveforms
of TP1, bipolar signal test point (TP2), carrier signal (TP3), balanced
modulator (TP4) and modulated PSK signal output port (PSK O/P).
Finally, record the output signal waveform in Table 5-3.
8. According to the input signal in Table 5-3, repeat step 6 to 7 and record
the measured results in Table 5-3.
9. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal with 50% duty cycle, i.e. data signal streams with

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 32 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
“10”. At the input terminal of carrier signal (Carrier I/P), input 400mV
amplitude and 20 kHz sine wave frequency.
10. By using the oscilloscope, observe on the output signal waveforms of the
output terminal of modulated PSK signal (PSK O/P). Adjust VR1 and
observe on the modulated PSK signal waveform until the waveform does
not occur distortion. Slightly adjust the VR2 to avoid the asymmetry of the
waveform. By using oscilloscope, observe on the output signal waveforms
of TP1, TP2, TP3, TP4 and PSK O/P. Finally, record the output signal
waveform in Table 5-4.
11. According to the input signal in Table 5-4, repeat step 9 to10 and record
the measured results in Table 5-4.
12. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal with 50% duty cycle, i.e. data signal streams with
“10”. At the input terminal of carrier signal (Carrier I/P), input 400mV
amplitude and 20 kHz sine wave frequency.
13. By using the oscilloscope, observe on the output signal waveforms of the
output terminal of modulated PSK signal (PSK O/P). Adjust VR1 and
observe on the modulated PSK signal waveform until the waveform does
not occur distortion. Slightly adjust the VR2 to avoid the asymmetry of the
waveform. By using oscilloscope, observe on the output signal waveforms
of TP1, TP2, TP3, TP4 and PSK O/P. Finally, record the output signal
waveform in Table 5-5.
14. According to the input signal in Table 5-5, repeat step 12 to13 and record
the measured results in Table 5-5.

Figure 5-1

Circuit diagram of PSK Modulator by using MC1469

V. DATA

Table 5-1 Observe on the output signal of unipolar to bipolar converter by changing the
frequency of the data signal

Data Signal Data I/P TP1

Frequencies

100Hz

1kHz

10kHz

Table 5-2 Observe on the output signal of unipolar to bipolar converter by changing the
duty cycle of the data signal (fDATA = 100Hz)
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 34 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

Data Signal Data I/P TP1

Frequencies

50%

33%

66%

Table 5-3 Observe on the PSK modulated signal by changing the frequency of the
carrier signal. ( Vc = 400mV, fDATA = 100Hz)

Carrier Signal Carrier I/P TP1

Frequencies

TP2 TP3

20 kHz

TP4 PSK O/P

Table 5-3 Observe on the PSK modulated signal by changing the frequency of the
carrier signal. ( Vc = 400mV, fDATA = 100Hz) (Continued)

Carrier Signal Carrier I/P TP1

Frequencies

TP2 TP3

50 kHz

Table 5-3 Observe on the PSK modulated signal by changing the frequency of the
carrier signal. ( Vc = 400mV, fDATA = 100Hz) (Continued)

Carrier Signal Carrier I/P TP1

Frequencies

TP2 TP3

100 kHz

TP4 PSK O/P

Table 5-4 Observe on the PSK modulated signal by changing the amplitude of the
carrier signal. (fc = 20kHz, fDATA = 100Hz)

Carrier Signal Carrier I/P TP1

Frequencies

TP2 TP3

400mV

TP4 PSK O/P

Table 5-4 Observe on the PSK modulated signal by changing the amplitude of the
carrier signal. ( fc = 20kHz, fDATA = 100Hz) (Continued)

TP2 TP3

TP4 PSK O/P

Table 5-5 Observe on the PSK modulated signal by changing the duty cycle of the data
signal. (Vc = 400mV, fDATA = 100Hz, fc = 20kHz)

Duty Signal Carrier I/P TP1

Duty Cycles

TP2 TP3

33%

TP4 PSK O/P

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 41 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Table 5-5 Observe on the PSK modulated signal by changing the duty cycle of the data
signal. (Vc = 400mV, fDATA = 100Hz, fc = 20kHz) (Continued)

Carrier Signal Carrier I/P TP1

Frequencies

TP2 TP3

66%

TP4 PSK O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. A diagram were the relative positions of thee peaks of the phases ( )

are shown.
(a) State diagram (c) Constellation diagram
(b) Space diagram (d) Phasor diagram
2. The number of output phases for a BPSK is ______. ( )
(a) 2 (b) 4 (c) 8 (d) 12
3. In PSK the phase modulation can be achieved by: ( )
(a) Band Pass Filter (c) Balance Modulator
(b) Comparator (d) Power Splitter
4. In figure 5-1, explain, what is the purpose of R23?

5. What is the difference between the PSK and ASK modulator circuits?

VIII. OBSERVATIONS AND DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-6
PSK Demodulation

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the operation theory of Phase Shift Keying (PSK)

demodulation.
2. Design the PSK demodulator by using MC1496.
3. Understand the methods of measuring and adjusting the PSK
demodulation circuit.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Pages 143-147, Electronic Communications Systems by Wayne Tomasi, 5th

edition
Pages 351-358, Electronic Communications Systems by Wayne Tomasi, 5th
edition
Pages 411-412, Electronics Communication Systems by Roy Blake, 2nd
Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-08 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 45 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

1. Refer to the circuit in Figure 6-1 or refer to figure DCS15-1 on ETEK

DCS 6000-08 module to produce the modulated PSK signal as the signal
source of this experiment.
2. At the input terminal of modulation signal (Data I/P), input 5V amplitude
and 100Hz TTL signal with 50% duty cycle, i.e. data signal streams with
“10” At the input terminal of the carrier signal (Carrier I/P), input 600mV
amplitude and 20kHz sine wave frequency
3. By using oscilloscope, observe on the output signal waveforms of the
modulated PSK signal (PSK O/P). Adjust VR1 of PSK modulator so that
the waveform does not occur distortion. Slightly adjust VR2 to avoid the
asymmetry of the waveform, so that we can obtain the optimum output
waveform modulated PSK.
4. Adjust VR1 of PSK modulator of figure 6-2 or figure DCS16-1 on ETEK
DCS-6000-08 module, so that the output terminal of PLL (TP6) outputs a
40 kHz free-running frequency (f0).
5. Connect the modulated PSK signal (PSK O/P) of the figure DCS15-1 to
the input terminal (PSK I/P) of the figure DCS16-1. Adjust VR2 so that the
output signals of signal squarer (TP4) is the double of the carrier
frequency, which is 40 kHz.
6. By using the oscilloscope, observe on the output signal waveforms of
digital signal input terminal (Data I/P). Slightly adjust VR3 to obtain the
exact demodulated PSK signal. Then observe on the PSK input signal the
output signal of the buffer (TP1), signal squarer (TP2), amplifier (TP3),
PLL input port (TP4), the charge and discharge test point (TP5), PLL
output port (TP6), frequency divider (TP7), phase shifter (TP8), analog
switch (TP9) and the data signal output port (Data). Finally, record the
measured results in table 6-1.
7. According to the input signal in table 6-1, repeat step 3 to step 6 and
record the measured results in table 6-1.
8. According to the input signal in table 6-1, change the frequency of the data
signal to 100Hz, as well as the duty cycle to 50%, 33% AND 66%, i.e.
data signal streams with “10”, “100”, “110”, respectively. The others
remain the same, then repeat step 3 to step 6 and record the results in table
6-2.

Figure 6-1

Circuit diagram of PSK Modulator by using MC1469

Figure 6-2

Circuit diagram of PSK detector

V. DATA
Table 6-1 Observe on the output signal of PSK demodulator by changing the frequency
of the data signal (VC = 600mV, fC = 20kHz)

Data signal Frequencies 500Hz 1kHz

PSK I/P

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

DATA O/P

Table 6-2 Observe the output signal of PSK demodulator by changing the duty cycle of
the data signal. (VC = 600mV, fC = 20kHz, fdata = 100Hz)
Data Signal Frequencies 33% 66%

PSK I/P

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

DATA O/P

Table 6-2 Observe the output signal of PSK demodulator by changing the duty cycle of
the data signal. (VC = 600mV, fC = 20kHz, fdata = 100Hz) (Continued)

Data Signal
Freuquencies 50% 33% 66%

PSK I/P

TP1

TP2

TP4

TP5

TP6

TP7

TP8

TP9

DATA O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. In order to correctly recover the binary date transmitted by PSK, ( )

the received signal must be fed to a ______.
(a) XNOR (c) VCO
(b) Balanced Modulator (d) Phase Detector
2. A(n) ____ circuit is used to generate the carrier to be used in ( )
demodulating a PSK signal.
(a) XNOR (c) Buffer
(b) Carrier recovery (d) Phase detector
3. The carrier used with a PSK demodulator is ( )
(a) Generated by an oscillator
(b) PSK signal itself
(c) Twice the frequency of the transmitted carrier
(d) Recovered from the PSK signal
4. What is the basic circuit structure of PSK demodulator? Explain.
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 55 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

5. What is the function of the phase locked loop in a PSK demodulator circuit?
Explain.

VIII. OBSERVATIONS AND DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-7
Unipolar and Bipolar NRZ Signal Encode

I. OBJECTIVES
At the end of the experiment, students must be able to:
1. Understand the theory and applications of line code encoder.
2. Understand the encode theory and circuit structure of Non Return to Zero.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 467, Electronic Communications Systems by Wayne Tomasi, 5th Edition

Page 299, Electronics Communication Systems by Roy Blake, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 57 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. To implement unipolar NRZ encode circuit as shown in figure 7-1 or

refer to figure DCS 1-1 on ETEK DCS-6000-01 module.
2. Setting the frequency of function generator to 1kHz TTL signal and
connect this signal to the Data I/P. Then observe on the output
waveform by using oscilloscope and record the measured results in
table 7-1.
3. According to the input signals in table 7-1, repeat step 2 and record the
measured results in table 7-1.
4. To implement bipolar NRZ signal encode circuit as shown in figure 7-2
or refer to figure DCS 1-1 on ETEK DCS-6000-01 module.
5. Setting the frequency of function generator to 1kHz TTL signal and
connect this signal to the Data I/P. Then observe on the waveforms of
TP1 and BIP – NRZ O/P by using oscilloscope and record the
measured results in table 7-2.
6. According to the input signals in table 7-2, repeat step 5 and record the
measured results in table 7-2.

Figure 7-1

Circuit diagram of unipolar nonreturn-to-zero encoder

Figure 7-2

Circuit diagram of bipolar nonreturn-to-zero encoder

V. DATA

Table 7-1 Measured results of UNI-NRZ signal encode.

Input Signal Output Signal Waveforms

Frequencies (Data
I/P) UNI – NRZ O/P

1kHz

2kHz

5kHz

8kHz

Table 7-2 Measured results of BIP-NRZ signal encode.

Input Signal Output Signal Waveforms
Frequencies
(Data I/P) TP1 BIP – NRZ O/P

2kHz

3.5kHz

5kHz

7.5kHz

VI. CALCULATIONS
Use the space provided to show your computations

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. With UNI – NRZ when the data bit is “1”, the width and the ( )
gap between bits are
(a) 1 (b) 0 (c) equal (d) twice
2. With BIP – NRZ, when the data bit is 1 or 0, the signal ( )
amplitude will be _____ voltage level.
(a) Positive (c) Either A or B
(b) Negative (d) Neither A or B
3. For the bit time of BIP-NRZ, if the data bit is 1 or 0 the voltage ( )
level ________.
(a) Remains the same (c) Becomes unequal
(b) Becomes 0 (d) Becomes Equal
4. Explain how unipolar and bipolar non return – to – zero signals
encodes.

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-8
Unipolar and Bipolar RZ Signal Encode

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the theory and applications of line code encoder.

2. Understand the encode theory and circuit structure of Return to Zero.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 467, Electronic Communications Systems by Wayne Tomasi, 5th Edition

Page 299, Electronics Communication Systems by Roy Blake, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. To implement unipolar RZ encode circuit as shown in figure 8-1 or refer to

figure DCS 1-2 on ETEK DCS-6000-01 module.
2. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P of figure DCS 1-2 and CLK at the left bottom. After
that connect the Data O/P at the left bottom to the Data I/P in figure DCS 1-2.
Then observe on the waveforms of CLK I/P, Data I/P and UNI-RZ O/P by
using oscilloscope and record the measured results in table 8-1.
3. According to the input signals in table 8-1, repeat step 2 and record the
measured results in table 8-1.
4. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS 1-2. Then setting another frequency
of function generator to 1 kHz TTL signal and connect this signal to the Data
I/P in figure DCS 1-2. Then observe on the waveforms of CLK I/P, Data I/P
and UNI-RZ O/P by using oscilloscope, and record the measured results in
table 8-2.
5. According to the input signals in table 8-2, repeat step 4 and record the
measured results in table 8-2.
6. To implement bipolar RZ signal encode circuit as shown in figure 8-2 or refer
to figure DCS 1-2 on ETEK DCS-6000-01 module.
7. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS1-2 and CLK at the left bottom. After
that connect the Data O/P at the left bottom to the Data I/P in figure DCS 1-2.
Then observe on the waveforms of CLK I/P, Data I/P, TP1 and BIP – RZ O/P
by using oscilloscope and record the measured results in table 8-3.
8. According to the input signals in table 8-3, repeat step 7 and record the
measured results in table 8-3.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 64 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
9. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS 1-2. Then setting another frequency
of function generator to 1 kHz TTL signal and connect this signal to the Data
I/P in figure DCS 1-2. Then observe on the waveforms of CLK I/P, Data I/P,
TP1 and UNI-RZ O/P by using oscilloscope, and record the measured results
in table 8-2.
10. According to the input signals in table 8-4, repeat step 9 and record the
measured results in table 8-4.

Figure 8-1

Circuit diagram of unipolar return-to-zero encoder

Figure 8-2

Circuit diagram of bipolar return-to-zero encoder

V. DATA
Table 8-1 Measured results of UNI-RZ signal encode.
Input Signal Output Signal Waveform
Frequencies
CLK I/P Data I/P UNI-RZ O/P
CLK I/P

2 kHZ

3.5 kHz

5 kHz

7.5 kHz

Table 8-2 Measured results of UNI - RZ signal encode.

Input Signal Output Signal Waveforms
Frequencies
CLK I/P Data CLK I/P Data I/P UNI-RZ O/P
I/P

2 kHz 1 kHz

3 kHz 1.5
kHz

5 kHz 2.5
kHz

8 kHz 4 kHz

Table 8 – 3 Measured results of BIP – RZ encode.

Input Signal
Frequency Output Signal Waveforms
CLK I/P
CLK I/P Data I/P

2 kHz
TP1 BIP-RZ O/P

CLK I/P Data I/P

5 kHz

TP1 BIP – RZ O/P

Table 8 – 4 Measured results of BIP – RZ encode

Input Signal
Frequency Output Signal Waveforms
CLK I/P Data I/P

2 kHz 1 kHz

TP1 BIP-RZ O/P

2kHz 1 kHz

CLK I/P Data I/P

5 kHz 2.5 kHz TP1 BIP – RZ O/P

VI. CALCULATIONS
Use the space provided to show your computations
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 71 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. With UNI – RZ, when the data bit is “1”, the signal amplitude ( )
at ½ bit time is ______ voltage level.
(a) Positive (c) Either A or B
(b) Negative (d) Neither A or B
2. In order to obtain the encoding data of UNI – RZ we need to ( )
_________ the data signal and clock signal.
(a) AND (b) NOT (c) NOR (d) XNOR
3. With BPRZ, when the data bit is “0”, the signal amplitude of the ( ) bit
time is represented as ______ voltage level.
(a) Positive (c) Either A or B
(b) Negative (d) Neither A or B
4. What is the signal amplitude if the data bit is 0? ( )
(a) 0V (b) 1V (c) ½ V (d) Twice
5. Explain how unipolar and bipolar return – to – zero signals encodes.

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-9
AMI and Manchester Signal Encode

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the theory and applications of line code encoder.

2. Understand the encode theory and circuit structure of Alternate Mark
Inversion and Manchester.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 467, Electronic Communications Systems by Wayne Tomasi, 5th Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

IV. PROCEDURE

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 74 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Read and understand carefully the following procedures before performing an
experiment.

1. To implement AMI signal encode circuit as shown in figure 9-1 or refer to

figure DCS 1-3 on ETEK DCS-6000-01 module.
2. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P of figure DCS 1-3 and CLK at the left bottom. After
that connect the Data O/P at the left bottom to the Data I/P in figure DCS 1-3.
Then observe on the waveforms of CLK I/P, Data I/P , TP1, TP2, TP3, TP4,
TP5 and AMI O/P by using oscilloscope and record the measured results in
table 9-1.
3. According to the input signals in table 9-1, repeat step 2 and record the
measured results in table 9-1.
4. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS 1-3. Then setting another frequency
of function generator to 1 kHz TTL signal and connect this signal to the Data
I/P in figure DCS 1-3. Then observe on the waveforms of CLK I/P, Data I/P,
TP1, TP2, TP3, TP4, TP5 and AMI O/P by using oscilloscope, and record the
measured results in table 8-2.
5. According to the input signals in table 9-2, repeat step 4 and record the
measured results in table 9-2.
6. To implement Manchester signal encode circuit as shown in figure 9-2 or refer
to figure DCS 1-4 on ETEK DCS-6000-01 module.
7. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS1-4 and CLK at the left bottom. After
that connect the Data O/P at the left bottom to the Data I/P in figure DCS 1-4.
Then observe on the waveforms of CLK I/P, Data I/P, and Manchester O/P by
using oscilloscope and record the measured results in table 9-3.
8. According to the input signals in table 9-3, repeat step 7 and record the
measured results in table 9-3.
9. Setting the frequency of function generator to 2 kHz TTL signal and connect
this signal to the CLK I/P in figure DCS 1-4. Then setting another frequency
of function generator to 1 kHz TTL signal and connect this signal to the Data
I/P in figure DCS 1-2. Then observe on the waveforms of CLK I/P, Data I/P,
TP1 and Manchester O/P by using oscilloscope, and record the measured
results in table 9-4.
10. According to the input signals in table 9-4, repeat step 9 and record the
measured results in table 9-4.

Figure 9-1

Circuit diagram of AMI signal encoder

Figure 9-2

Circuit diagram of Manchester signal encoder

V. DATA

Table 9-1 Measured results of AMI signals encode.

Input Signal Frequencies Output Signal Waveforms

CLK I/P

TP1 TP2

100 Hz

TP3 TP4

100 Hz

TP5 AMI O/P

Table 9-1 Measured results of AMI signals encode. (Continued)

Input Signal Frequencies Output Signal Waveforms

CLK I/P

500 Hz
TP1 TP2

TP3 TP4

TP5 AMI O/P

500 Hz

Table 9-2 Measured results of AMI signals encode.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 79 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Input Signal
Frequencies
CLK Data Output Signal Waveform
I/P I/P
CLK I/P Data I/P

TP1 TP2

100 50 Hz
Hz
TP3 TP4

TP5 AMI O/P

Table 9-2 Measured results of AMI signals encode. (Continued)

Input Signal Output Signal Waveform

Frequencies
CLK Data
I/P I/P
CLK I/P Data I/P

TP1 TP2

500 250
Hz Hz
TP3 TP4

TP5 AMI O/P

Table 9-3 Measured results of Manchester signal encode.

Input Signal Output Signal Waveform

Frequencies CLK I/P Data I/P Manchester O/P
CLK I/P

2 kHz

3 kHz

5 kHz

8 kHZ

Table 9-4 Measured results of Manchester signal encode.

Input Signal Output Signal Waveforms

Frequencies
CLK Data CLK I/P Data I/P Manchester O/P
I/P I/P

2 kHz 1 kHz

3 kHz 1.5
kHz

5 kHz 2.5
kHz

8 kHz 4 kHz

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. What encoding scheme is similar to AMI? ( )

(a) UNI – RZ (c) UNI – NRZ
(b) BPRZ (d) Manchester
2. In order to obtain the encoding data of Manchester we need to ( )
_________ the data signal and clock signal.
(c) AND (b) NOT (c) NOR (d) XNOR
3. An encoding scheme which is used in telephone industry. ( )
(d) AMI (b) BIP-NRZ (c) BIP-RZ (d) Manchester
4. Explain how AMI signal encode?

5. Explain how Manchester signal encode?

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-10
Unipolar and Bipolar NRZ Signal Decode

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the theory and applications of line code decoder.

2. Understand the decode theory and circuit structure of Non Return to Zero.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 467, Electronic Communications Systems by Wayne Tomasi, 5th Edition

Page 299, Electronics Communication Systems by Roy Blake, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Using the UNI – NRZ encode circuit as shown in figure 10-1 or refer to
figure DCS1-1 on ETEK DC-6000-01 module to produce the UNI-NRZ
signal.
2. To implement unipolar NRZ decode circuit as shown in figure 10-2 or
refer to figure DCS 2-1 on ETEK DCS-6000-01 module.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 86 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
3. Setting the frequency of function generator to 1kHz TTL signal and
connect this signal to the Data I/P of figure DCS 1-1. Then connect the
UNI-NRZ O/P of figure DCS1-1 to UNI-NRZ I/P of figure DCS2-1. Next
observe on the output waveform by using oscilloscope and record the
measured results in table 10-1.
4. According to the input signals in table 10-1, repeat step 3 and record the
measured results in table 10-1.
5. Using the BIP-NRZ encode circuit as shown in figure 10-3 or refer to
figure DCS1-1 on ETEK DCS-6000-01 module to produce the BIP-NRZ
signal.
6. To implement bipolar NRZ signal decode circuit as shown in figure 10-4
or refer to figure DCS 1-1 on ETEK DCS-6000-01 module.
7. Setting the frequency of function generator to 1kHz TTL signal and
connect this signal to the Data I/P of figure DCS1-1. Then connect the
BIP-NRZ O/P of figure DAD1-1 to BIP-NRZ I/P of figure DCS2-1. Next
observe on the output waveform by using oscilloscope and record the
measured results in table 10-2.
8. According to the input signals in table 10-2, repeat step 7 and record the
measured results in table 10-2.

Figure 10-1

Circuit diagram of unipolar nonreturn-to-zero decoder

Figure 10-2

Circuit diagram of bipolar nonreturn-to-zero decoder

V. DATA

Table 10-1 Measured results of UNI-NRZ signal decode.

Input Signal Output Signal Waveforms

Frequency
UNI-NRZ I/P Data O/P
(Data I/P)

1kHz

2kHz

4kHz

Table 10-2 Measured results of BIP-NRZ signal encode.

Input Signal Output Signal Waveforms

Frequencies
(Data I/P) BIP-NRZ IP DATA O/P

1kHz

2kHz

4kHz

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. In order to recover the original input data signal for ( )

UNI – NRZ we need to add _______ in front of the decoder cicuit.
(a) AND (b) NOT (c) NOR (d) XNOR
2. For BP – NRZ decoder, we can use _____ so that we can recover ( )
the original input data signal.
(b) Resistor (b) transistor (c) Buffer (d) Diode
3. The waveforms between UNI-NRZ signal and data ( )
signal are
(a) Similar from each other (c) Greater than the other
(b) Less than the other (d) Square Wave
4. Explain how the unipolar and bipolar nonreturn-tozero signals decode.

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-11
Unipolar and Bipolar RZ Signal Decode

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the theory and applications of line code decoder.

2. Understand the decode theory and circuit structure of Return to Zero.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 350, Electronic Communications Systems by Wayne Tomasi, 5th Edition

Page 299, Electronics Communication Systems by Roy Blake, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 92 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
1. Using the UNI-RZ encode circuit as shown in figure 10-1 or refer to figure
DCS1-2 on ETEK DCS-6000-01 module to produce the UNI-RZ signal.
2. To implement unipolar RZ decode circuit as shown in figure 10-2 or refer
to figure DCS 2-2 on ETEK DCS-6000-01 module.
3. Setting the frequency of function generator to 1 kHz TTL signal then
connect this signal to the CLK I/P of figure DCS 1-2, as well as CLK at the
left bottom and CLK I/P of figure DCS2-2. After that connect the Data O/P
at the left bottom to the Data I/P in figure DCS 1-2. Then connect the
UNI-RZ O/P of figure DCS1-2 to the UNI-RZ I/P of figure DCS2-2.Next
observe on the waveforms of UNI-RZ I/P, TP1, TP2, TP3, TP4,and Data
O/P by using the oscilloscope. Finally record the measured results in table
10-1.
4. According to the input signals in table 10-1, repeat step 3 and record the
measured results in table 10-1.
5. Setting the frequency of function generator to 2 kHz TTL signal and
connect this signal to the CLK I/P in figure DCS 1-2. Then setting another
frequency of function generator to 1 kHz TTL signal and connect this
signal to the Data I/P in figure DCS 1-2. Next connect the UNI-RZ O/P of
DCS1-2 to UNI-RZ I/P of DCS2-2. Then observe on the waveforms of
UNI-RZ O/P, TP1, TP2, TP3, TP4 and Data I/P by using oscilloscope, and
record the measured results in table 10-2.
6. According to the input signals in table 10-2, repeat step 5 and record the
measured results in table 10-2.
7. Using the BIP-RZ encode circuit as shown on figure 10-3 pr refer to figure
DCS1-2 on ETEK DCS-6000-01 module to produce the BIP-RZ signal.
8. To implement a transformation circuit of bipolar RZ to UNI-RZ as shown
in figure 2-3 and a BIP-RZ decode circuit as shown in figure 10-4 or refer
to figure DCS2-2 on ETEK DCS-6000-01 module.
9. Setting the frequency of function generator to 2 kHz TTL signal and
connect this signal to the CLK I/P of figure DCS1-2 as well as CLK at the
left bottom and CLK I/P of figure DCS2-2. After that connect the Data O/P
at the left bottom to the Data I/P in figure DCS 1-2. Then connect the
BIP-RZ O/P of figure DCS1-2 to the BIP-RZ I/P of figure DCS2-2. Next
observe on the waveforms of BIP-RZ I/P, TP1, TP2, TP3, TP4, and Data
O/P by using oscilloscope. Finally record the measured results in table
10-3.
10. According to the input signals in table 10-3, repeat step 9 and record the
measured results in table 10-3.
11. Setting the frequency of function generator to 2 kHz TTL signal and
connect this signal to the CLK I/P in figure DCS 1-2. Then setting another
frequency of function generator to 1 kHz TTL signal and connect this
signal to the Data I/P in figure DCS 1-2. Next connect the BIP-RZ O/P of
DCS1-2 to BIP-RZ I/P of DCS 2-2. Then observe on the waveforms of

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 93 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
BIP-RZ I/P, TP, TP2, TP3, TP4 and Data O/P by using oscilloscope, and
record the measured results in table 10-4.
12. According to the input signals in table 10-4, repeat step 11 and record the
measured results in table 10-4.

Figure 11-1

Circuit diagram of unipolar return-to-zero decoder

V. DATA

Table 11-1 Measured results of UNI-RZ signal decode.

(fCLK = 1kHz)
Test Point Output Waveforms Test point Output Waveforms

UNI – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-1 Measured results of UNI-RZ signal decode.

(fCLK = 2kHz) (Continued)

Test Point Output Waveforms Test point Output Waveforms

UNI – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-2 Measured results of UNI - RZ signal decode.

(fDATA = 1 kHz; fCLK = 1kHz)

Test Point Output Waveforms Test point Output Waveforms

UNI – RZ TP1
I/P

TP2 TP3

Table 11-2 Measured results of UNI - RZ signal decode.

(fDATA = 1.5 kHz; fCLK = 3kHz) (Continue)

Test Point Output Waveforms Test point Output Waveforms

UNI – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-3 Measured results of BIP - RZ signal decode.

( fCLK = 2kHz)

Test Point Output Waveforms Test point Output Waveforms

BIP – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-3 Measured results of BIP - RZ signal decode.

( fCLK = 3kHz) (Continued)

Test Point Output Waveforms Test point Output Waveforms

BIP – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-4 Measured results of BIP - RZ signal decode.

(fDATA = 1 kHz; fCLK = 2kHz)

Test Point Output Waveforms Test point Output Waveforms

BIP – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

Table 11-4 Measured results of BIP - RZ signal decode.

(fDATA = 1.5 kHz; fCLK = 3kHz) (Continued)

Test Point Output Waveforms Test point Output Waveforms

BIP – RZ TP1
I/P

TP2 TP3

TP4 Data O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. The output of the UNI – RZ is a NOR – RS flipflop, with ( )

figure 10-1 TP3 represents _____ terminal.
(a) R (b) S (c) NOT (d) NOT
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 102 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
2. For BP – RZ decoder we need to utilize a diode to __________. ( )
(a) Change the negative voltage level to zero voltage level
(b) Change the negative voltage level to ½ voltage level
(c) Change the positive voltage level to zero voltage level
(d) Change the positive voltage level to ½ voltage level
3. C2 and R2 in figure 11-1 serves as ( )
(a) Differentiator (c) RS flipflop
(b) R terminal (d) Filter
4. What is the difference between UNI-RZ and BIP-RZ?

5. Explain the basic operation of RS flip-flop, which is used in figure 11-1.

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-12
AMI and Manchester Signal Decode

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. Understand the theory and applications of line code decoder.

2. Understand the decode theory and circuit structure of Alternate Mark
Inversion and Manchester.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS – 6000 – 01 module

1 VOM (analog or digital multimeter)
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Using the AMI encode circuit as shown on the DCS1 -3 on ETEK

DCS-6000-01 module to produce the AMI signal.
2. To implement a transformation circuit of AMI to RZ as shown in figure
12-1 or refer to figure DCS 2-3 on ETEK DCS-6000-01 module.
3. Setting the frequency of function generator to 2 kHz TTL signal, then
connect this signal to the CLK I/P of figure DCS 1-3 as well as CLK at the
bottom left and CLK I/P of figure DCS 2-3. After that connect the Data
O/P at the left bottom to the Data I/P in figure DCS 1-3. Then connect the
AMI O/P of figure DCS 1-3 to the AMI I/P of figure DCS 2-3. Next
observe on the waveforms of AMI I/P, TP1, TP2, TP3, TP4, TP5, TP6 and
Data O/P by using oscilloscope and record the measured results in table
12-1.
4. According to the input signals in table 12-1, repeat step 3 and record the
measured results in table 12-1.
5. Setting the frequency of function generator to 2 kHz TTL signal and
connect this signal to the CLK I/P in figure DCS 1-3. Then setting another
frequency of function generator to 1 kHz TTL signal and connect this
signal to the Data I/P in figure DCS 1-3. Next connect the AMI O/P of
DCS 1-3 to AMI I/P of DCS 2-3. Then observe on the waveforms of AMI
I/P, TP1, TP2, TP3, TP4, TP5, TP6 and Data O/P by using oscilloscope,
and record the measured results in table 12-2.
6. According to the input signals in table 12-2, repeat step 5 and record the
measured results in table 12-2.
7. Using the Manchester encode circuit on DCS 1-4 on ETEK DCS-6000-01
module to produce Manchester Signal.
8. To implement Manchester signal decode circuit as shown in figure 12-2 or
refer to figure DCS 2-4 on ETEK DCS-6000-01 module.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 105 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
9. Setting the frequency of function generator to 2 kHz TTL signal, then
connect this signal to the CLK I/P of figure DCS1-4 as well as CLK at the
left bottom and CLK I/P of figure DCS 2-4. After that connect the Data
O/P at the left bottom to the Data I/P in figure DCS 1-4. Then connect the
Manchester O/P of figure DCS 1-4 to the Manchester I/P of figure DCS
2-4. Next observe on the waveforms of Manchester I/P, TP1, and Data O/P
by using oscilloscope and record the measured results in table 12-3.
10. According to the input signals in table 12-3, repeat step 9 and record the
measured results in table 12-3.
11. Setting the frequency of function generator to 2 kHz TTL signal and
connect this signal to the CLK I/P in figure DCS 1-4. Then setting another
frequency of function generator to 1 kHz TTL signal and connect this
signal to the Data I/P in figure DCS 1-4. Next connect the Manchester O/P
of DCS 1-4 to Manchester I/P of DCS 2-4. Then observe on the
waveforms of Manchester I/P, TP1 and Data O/P by using oscilloscope,
and record the measured results in table12-4.
12. According to the input signals in table 12-4, repeat step 11 and record the
measured results in table 12-4.

Figure 12-1

Circuit diagram of alternate mark inversion decoder

Figure 12-2

Circuit diagram of Manchester decoder

V. DATA

Table 12-1 Measured results of AMI signal decode.

(fCLK = 100 Hz)

Test Point Output Waveforms Test Point Output Waveforms

AMI I/P TP1

TP2 TP3

TP4 TP5

TP6 Data O/P

Table 12-1 Measured results of AMI signal decode. (Continue)

(fCLK = 500 Hz) (Continue)

Test Point Output Waveforms Test Point Output Waveforms

AMI I/P TP1

TP2 TP3

TP4 TP5

TP6 Data O/P

Table 12-2 Measured results of AMI signal decode.

(fDATA = 1 kHz, fCLK = 2 kHz)

Test Point Output Waveforms Test Point Output Waveforms

AMI I/P TP1

TP2 TP3

TP4 TP5

TP6 Data O/P

Table 12-2 Measured results of AMI signal decode.

(fDATA = 1.5kHz, fCLK = 3kHz) (Continue)

Test Point Output Waveforms Test Point Output Waveforms

AMI I/P TP1

TP2 TP3

TP4 TP5

TP6 Data O/P

Table 12-3 Measured results of Manchester signal decode.

Input Signal Output Signal Waveforms

Frequencies
(CLK I/P) Manchester I/P TP1 Data O/P

2kHz

5kHz

7kHz

Table 12-4 Measured results of Manchester signal decode

Input Signal Output Signal Waveforms

Frequencies

CLK Data Manchester I/P TP1 Data O/P

I/P I/P

2kHz 1kHz

3kHz 1.5kHz

8kHz 4kHz

VI. CALCULATIONS
Use the space provided to show your computations

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. Based on figure 12-1, when the AMI signal locates at positive ( )

voltage level, the signal will pass through at ___.
(a) D2 to out (c) Comparator
(b) D1 (d) D3 to out
2. AMI decoder can be divided into two parts which are _______. ( )
(a) AMI transform to UNIRZ and the circuit of BPRZ decoder
(b) AMI transform to BPRZ and the circuit of BPRZ decoder
(c) AMI transform to UNIRZ and the circuit of UNIRZ decoder
(d) AMI transform to BPRZ and the circuit of UNIRZ decoder
3. What is the objective of the second XNOR of the circuit in ( )
figure 12-2.
(a) To invert the clock signal
(b) To operate the inverted clock signal and Manchester signal
(c) To change the negative voltage level to zero voltage level
(d) To change the positive voltage level to zero voltage level
4. What is the average dc voltage for AMI, regardless of the bit ( )
sequence?
(a) V/2 (b) 1V (c) 0V (d) V/4
5. Explain, what is the objective of the first XOR in figure 12-2?

VIII. OBSERVATIONS/DISCUSSION

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. To understand the characteristics and basic circuit of LM555.

2. To implement the pulse width modulator by using LM555.
3. To measure and analyze the pulse width modulation circuit.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 407, Electronic Communications Systems by Wayne Tomasi, 5th

Edition
Page 201, Communication Electronics by Frenzel, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-02 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 13-1 or figure DCS3-2 on ETEK DCS-6000-02 module.

2. By using oscilloscope, observe on the test point TP3 and the output signal
waveform, at the same time adjust variable resistor VR1 until when the
square wave signal of test point TP3 at differences voltage level, the
output square wave signal has different pulse width. (i.e. different duty
cycle).
3. At the audio signal input terminal (Audio I/P), input 2.5V amplitude and 1
kHz frequency square wave. Then record the measured results in table
13-1.
4. By using oscilloscope, observe on the output signal waveforms of the
discharge capacitor TP1, critical point TP2, trigger signal TP3, critical
point of the discharge capacitor TP4, and PWM O/P.
5. By using oscilloscope and switching to DC channel, observe on the output
signal waveforms and record the measured results in table 13-2.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 116 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
6. Change the input signal to triangular wave, the others remain the same,
repeat step 5.
7. Change the input signal to sinusoidal wave, the others remain the same,
repeat step 5.
8. Change the input amplitude to 1.5 v, the others remain the same repeat
step 6 to step 7, then record the measured results in table 13-3.
9. Repeat step 3 to step 5, then record the measured results in table 13-4.

Figure 13-1

Circuit diagram of PWM by using two LM555 ICs

V. DATA

Table 13-1 Measured results of LM555 pulse width modulator.

(Vm = 2.5V, fm = 1 kHz)

Input Input Signal Waveforms

Signals

Square
Wave

Triangular
Wave

Sinusoidal
Wave

Table 13-2 Measured results of LM555 pulse width modulator

(Vm = 2.5V, fm = 1 kHz Square Wave)

TP1

TP2

TP3

TP4

PWM
O/P

Table 13-2 Measured results of LM555 pulse width modulator

(Vm = 2.5V, fm = 1 kHz Triangular Wave) (Continue)

Test Output Signal Waveforms

Points

TP1

TP2

TP3

TP4

PWM
O/P

Table 13-2 Measured results of LM555 pulse width modulator

(Vm = 2.5V, fm = 1 kHz Sinusoidal Wave) (Continue)

Test Output Signal Waveforms

Points

TP1

TP2

TP3

TP4

PWM
O/P

Table 13-3 Measured results of LM555 pulse width modulator

(Vm = 1.5V, fm = 1 kHz)

Input Input Signal Waveforms

Signals

Square
Wave

Triangular
Wave

Sinusoidal
Wave

Table 13-4 Measured results of LM555 pulse width modulator

(Vm = 1.5V, fm = 1 kHz Square Wave)

Test Output Signal Waveforms

Points

TP1

TP2

TP3

TP4

PWM
O/P

Table 13-4 Measured results of LM555 pulse width modulator

(Vm = 1.5V, fm = 1 kHz Triangular Wave) (Continue)

Test Output Signal Waveforms

Points

TP1

TP2

TP3

TP4

PWM
O/P

Table 13-4 Measured results of LM555 pulse width modulator

(Vm = 1.5V, fm = 1 kHz Sinusoidal Wave) (Continue)
Test Output Signal Waveforms
Points

TP1

TP2

TP3

TP4

PWM
O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space provided
after the question.

1. In figure 13-1, if the controlled terminal (pin 5) does not input ( )

any signal, the upper comparator voltage reference voltage is
(a) VCC / 3 (b) 2VCC / 3 (c) VCC (d) VCC / 2
2. The output signal of astable multivibrator by using LM555 IC is ( )
(a) Square wave (c) Sinusoidal wave
(b) Saw tooth wave (d) None
3. The pulse interval for PWM is ( )
(a) Varied (b) Constant (c) Changeless (d) None
4. What is the function of VR1 in figure 13-1.

5. If we change the capacitor C6 to 0.1μF in figure 13-1, the others remain the
same. Does the output still show the PWM waveform? Why?

VIII. OBSERVATIONS AND DISCUSSIONS

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-14
Pulse Width Demodulator

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. To understand the operation theory of pulse width demodulator.

2. To understand the operation theory of PWM to PAM pulse width
demodulator.
3. To understand the operation theory of PWM to PPM pulse width
demodulator.
4. To design and implement the product detector pulse width demodulator.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 407, Electronic Communications Systems by Wayne Tomasi, 5th

Edition
Page 201, Communication Electronics by Frenzel, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-02 module

1 Function Generator
1 Oscilloscope
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 132 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 14-1 or figure DCS4-1 on ETEK DCS-6000-02 module.

2. In this experiment, the modulated PWM signal is produced by the PWM
modulator in figure 14-2. At this moment, the audio signal input terminal
amplitude is 1.5V and input frequency is 700Hz.
3. In figure 14-2, the astable multivibrator output terminal (i.e., pin 3 of U1
LM555, test point TP3) connects to the carrier signal input terminal
(Carrier I/P).
4. In figure 14-2, the monostable multivibrator output terminal (i.e., pin3 of
U2 LM555) connects to PWM signal input terminal (PWM I/P).
5. Adjust VR1 to minimize the output signal distortion of U1 (μA741).
6. Adjust VR2 and VR3 until we obtainthe demodulated signal correctly.
7. By using oscilloscope, observe on the PWM input signal, carrier signal,
U1, output signal ( test point TP1), U2 output signal ( test point TP2 ),
output signal of MC1496 pin 10 ( test point TP3), output signal of
MC1496 pin 1 ( test point TP4 ), output signal of MC1496 pin 12 ( TP5
test point ), input signal of low pass filter ( test point TP6 ) and
demodulation PWM signal ( Audio O/P ). Finally record the measured
results in table 14 -1.
8. Refer to figure 14-2, change the input audio signal frequency to 500Hz
and the others remains the same.
9. Repeat step 5 to 7 and record the measured results in table 14-2.

Figure 14-1

Circuit diagram of PWM demodulator by usig MC1469

Figure 14-2

Circuit diagram of PWM by using two LM555 ICs

V. DATA

Table 14-1 Measured results of PWM demodulator;

(Vm = 1.5V, fm = 700 Hz)
Test Points Output Signal Waveforms

Carrier Signal
Input Terminal

Audio O/P

TP1

TP2

TP3

TP4

TP5

TP6

Audio O/P

Table 14-2 Measured results of PWM demodulator.

(Vm = 1.5V, fm = 500 Hz Square Wave)

Test Points

Carrier Signal
Input Terminal

Audio O/P

TP1

TP2

TP3

TP4

TP5

TP6

Audio O/P

VI. CALCULATIONS
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 138 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
1. Based in figure 14-1, the purpose of these two component is ( )
adjust the voltage level of the PWM and carrier signal.
(a) U1 and U2 (c) R9 and R10
(b) VR1 and VR2 (d) MC1496
2. Are components in the figure 14-1 which blocks the DC signal ( )
and let the AC signal pass through.
(a) Bypass Capacitor (c) MC1496
(b) Coupling Capacitor (d) U4
3. What are the functions of VR1 and VR2 in figure 14-1?

4. What are the functions of VR3 in figure 14-1?

5. Refer to figure 14-2, if we adjust the audio signal frequency to a minimum

value, then, what will be the values of the components should be change in
figure 14-1?

VIII. OBSERVATIONS AND DISCUSSIONS

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-15
Pulse Code Modulator

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. To understand the operation theory of pulse code modulation (PCM)

2. To understand the theory of PCM modulation circuit.
3. To design and implement the PCM modulator.
4. Measurement and adjustment of delta modulator.

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 407-409, Electronic Communications Systems by Wayne Tomasi, 5th

Edition

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 140 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Page 421, Electronic Communications Systems by Wayne Tomasi, 5th
Edition
Pages 196-202, Communication Electronics by Frenzel, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-03 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 15-1 or figure DCS5-1 on ETEK DCS-6000-03 module.

2. Let J1 short circuit and from the signal input terminal (I/P), input 250 mV
amplitude and 500Hz sine wave frequency. Then by using oscilloscope,
observe on the output terminal of low pass filter (T1), input terminal of audio
signal (T2), feedback point of output signal (T3) and output signal terminal of
PCM (OP). After that connect the output terminal (T4) with 2048 kHz square
wave to the CH1 of the oscilloscope and output terminal (T6) of modulated
signal to CH2 of the oscilloscope, then record the measured results in table
15-1a.
3. Follow the input signals in table 5-2, then repeat step 2 and record the
measured results in table 15-1b.
4. Let J2 short circuit and from the signal input terminal (I/P), input 250mV
amplitude and 500 Hz sine wave frequency. Then by using oscilloscope,
observe on the signal waveforms of T1, T2, T3 and OP. After that connect T4
to CH1 of the oscilloscope and T6 to the CH2 of the oscilloscope, then record
the measured results in table 15-2.
5. Follow the input signals in table 15-2, then repeat step 4 and record the
measured results in table 15-2.

Figure 15-1

Circuit diagram of PCM modulator

V. DATA

Table 15-1 Measured results of PCM modulator when J1 short circuit

Input Signals Output Signal Waveforms

T3 OP

500 Hz
250mV

T4 and T6

T5 and T6

Table 15-1 Measured results of PCM modulator when J1 short circuit (Continue)

Input Signals Output Signal Waveforms

T3 OP

1 kHz
250mV

T4 and T6

T5 and T6

Table 15-2 Measured results of PCM modulator when J2 short circuit.

T3 OP

500 Hz
250mV

T4 and T6

T5 and T6

Table 15-2 Measured results of PCM modulator when J2 short circuit (Continue)
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 145 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday

Input Signals Output Signal Waveforms

T1 T2

T3 OP

1 kHz
250mV

T4 and T6

T5 and T6

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space provided
after the question.

1. Transmitting data as serial binary words is called _______. ( )

(a) Digital communication (c) Pulse Amplitude Modulation
(b) Quantizing (d) Pulse Code Modulation
2. PCM is preferred than other coding scheme because of its ( )
(a) Resistance to quantizing erroe
(b) Simplicity
(c) Lower Cost
(d) Superior Noise Immunity
3. In figure 15-1 the second order low pass filter (U1:B), has the ( )
structure of
(a) Voltage Controlled Voltage Source
(b) Current Controlled Voltage Source
(c) Current Controlled Current Source
(d) Voltage Controlled Current Source
4. In figure 15-1, what are the functions of R5 and R6?

5. From the PCM modulator circuit, how does the 2048 kHz and 8 kHz square
wave signal generated?

VIII. OBSERVATIONS AND DISCUSSIONS

Family Name: ________ Date Performed:

First Name: ________________________ Date Submitted: ________________
Group Number: _______________________ Instructor: _____________________

Digital Communications Laboratory

Experiment No. ECE 427B-16
Pulse Code Demodulator

I. OBJECTIVES
At the end of the experiment, students must be able to:

1. To understand the operation theory of PCM demodulation.

2. To understand the operation theory of PCM demodulation circuit.
3. To design and implement the PCM demodulator.
4. To understand the methods of measuring and adjusting the PCM
demodulation circuit..

II. PRE-LAB REQUIRED READING

The students are expected to have read the following topics:

Page 407-409, Electronic Communications Systems by Wayne Tomasi, 5th

Edition
Page 421, Electronic Communications Systems by Wayne Tomasi, 5th
Edition
Pages 196-202, Communication Electronics by Frenzel, 2nd Edition

III. EQUIPMENT
The students must borrow the following materials from the laboratory assistant:

1 ETEK DCS-6000-03 module

1 Function Generator
1 Oscilloscope
1 VOM

IV. PROCEDURE
Read and understand carefully the following procedures before performing an
experiment.

1. Refer to figure 16-1 or figure DCS5-1 on ETEK DCS-6000-03 module. Let J1

short circuit and from the input signal terminal (Audio I/P), input 250mV

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 149 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
amplitude and 500Hz sine wave frequency to generate the PCM modulated
signal.
2. Refer to the circuit in figure 16-2 or figure DCS6-1 of ETEK DCS-6000-03
module.
3. Let J1 of DCS6-1 short circuit and connects the output terminal (PCM O/P) of
modulated PCM signal of DCS5-1 to the input terminal (PCM I/P) of
demodulation PCM signal of DCS6-1. By using oscilloscope, observe on the
output terminal buffer (T1), 2048 kHz square wave generator (T2), 8 kHz
square wave generator (T3), demodulated PCM signal output terminal (T4)
and signal output terminal (Audio O/P), then record the measured results in
Table 6-1.
4. Follow the input signal in table 16-1, then repeat step 3 and record the
measured results in table 16-1.
5. Let J2 of DCS5-1 and DCS6-1 short circuit. From the signal input terminal
(Audio I/P) of DCS5-1, input 250mV and 500 Hz sine wave frequency. Then
connect the output terminal (PCM O/P) of modulated PCM signal of DCS5-1
to the input terminal (PCM I/P) of demodulation PCM signal of DCS6-1. By
using oscilloscope, observe on the signal waveforms of T1, T2, T3, T4 and
Audio O/P. finally record the measured results in table 6-2.
6. Follow the input signals in table 16-2, then repeat step 5 and record the
measured results in table 16-2.

Figure 16-1

Circuit diagram of PCM modulator

Figure 16 – 2

Circuit diagram of PCM demodulator

V. DATA

Table 16-1 Measured results of PCM demodulator when J1 short circuit

Input Signal of PCM Modulator Output Signal Waveforms
TP1 TP2

TP3 TP4

500 Hz
250 mV

TP5 Audio O/P

Table 16-1 Measured results of PCM modulator when J1 short circuit (Continue)
Input Signal of PCM Modulator Output Signal Waveforms
TP1 TP2

1 kHz TP3 TP4

250 mV

TP5 Audio O/P

Table 16-2 Measured results of PCM demodulator when J2 short circuit.

Input Signal of PCM Modulator Output Signal Waveforms

TP1 TP2

TP3 TP4

500 Hz
250 mV

TP5 Audio O/P

Table 16-2 Measured results of PCM modulator when J2 short circuit (Continue)

Input Signal of PCM Modulator Output Signal Waveforms

TP1 TP2

TP3 TP4
1 kHz
250 mV

TP5 Audio O/P

VI. CALCULATIONS
____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 154 -
Notre Dame University
ECE 427 B Engr. Thea Marie B.
Orinday
Use the space provided to show your computations.

VII. QUESTIONS
Answer the following questions by writing the letter of your choice inside the
parenthesis. If it is not a multiple question write your answer in the space
provided after the question.

1. A part of the PCM demodulator which is used to remove unwanted ( )

signal is
(a) Serial to Parallel converter (c) Decoder
(b) Comparator (d) Low Pass Filter
2. A pin PCM demodulator IC which supplies the required operation ( )
frequency of the internal sampler.
(a) MClk (b) SClk (c) DI (d) PON
3. The first μA741 (U1) serves as ______. ( )
(a) Buffer (c) Comparator
(b) Inverting Amplifier (d) Decoder
4. What are the function of FS0 and FS1?

VIII. OBSERVATIONS AND DISCUSSIONS

____________________________________________________________________________________
Electronics Engineering Department, College of Engineering (SY 2012-2013)
- 156 -
Notre Dame University

Extrapolation Factory Operator S Manual
No ratings yet
Extrapolation Factory Operator S Manual
114 pages
As 5100.6-2017 Steel and Composite Construction
100% (1)
As 5100.6-2017 Steel and Composite Construction
337 pages
Escalator Installation Manual
No ratings yet
Escalator Installation Manual
46 pages
Vortex Bladeless Wind Power SEMINAR - REPORT
86% (7)
Vortex Bladeless Wind Power SEMINAR - REPORT
35 pages
Circuits Docs Labs Lab3 First and Second Order Responses
No ratings yet
Circuits Docs Labs Lab3 First and Second Order Responses
8 pages
Department of Electrical Engineering: Faculty Member: - Dated
No ratings yet
Department of Electrical Engineering: Faculty Member: - Dated
15 pages
MSCL Pipe
100% (1)
MSCL Pipe
9 pages
Digilabwithheader 1
No ratings yet
Digilabwithheader 1
154 pages
Lab 3 With Ans
No ratings yet
Lab 3 With Ans
8 pages
Split 6496183300183915537
No ratings yet
Split 6496183300183915537
16 pages
LAB Assignment
No ratings yet
LAB Assignment
4 pages
TITLE: Diodes, Rectifier, Clipper, Clamper CKT Objective:: Item Quantity
No ratings yet
TITLE: Diodes, Rectifier, Clipper, Clamper CKT Objective:: Item Quantity
6 pages
802412-4 Digital Electronics Lab Manual
100% (1)
802412-4 Digital Electronics Lab Manual
37 pages
Dld Lab 1 - Logic Gates and Combinational Logic(1) (2)
No ratings yet
Dld Lab 1 - Logic Gates and Combinational Logic(1) (2)
11 pages
Digital Electronics ManualStudentCopy
No ratings yet
Digital Electronics ManualStudentCopy
10 pages
7 Opamp Lab Manual
No ratings yet
7 Opamp Lab Manual
43 pages
EE 223 Instrumentation and Measurement (1)
No ratings yet
EE 223 Instrumentation and Measurement (1)
49 pages
Digital Logic Design Lab Manual
No ratings yet
Digital Logic Design Lab Manual
55 pages
Digital Logic Design
No ratings yet
Digital Logic Design
58 pages
LabInstr_EE320L_Lab2
No ratings yet
LabInstr_EE320L_Lab2
8 pages
BEE-691 Electronics & Control Lab - II: EXPERIMENT No.
No ratings yet
BEE-691 Electronics & Control Lab - II: EXPERIMENT No.
29 pages
Lab4 KALI
No ratings yet
Lab4 KALI
15 pages
Kalai Mohan Lab Manual
No ratings yet
Kalai Mohan Lab Manual
35 pages
Aust/Eee: Student Name: Student ID
No ratings yet
Aust/Eee: Student Name: Student ID
32 pages
Logic Lab 1 - Digital Abstraction (5 Gates)
No ratings yet
Logic Lab 1 - Digital Abstraction (5 Gates)
16 pages
Certificate: Date
No ratings yet
Certificate: Date
47 pages
A E Lab Manual
No ratings yet
A E Lab Manual
81 pages
KAlam LabManual EEE102 EWU Summer 2012
No ratings yet
KAlam LabManual EEE102 EWU Summer 2012
18 pages
EE 121 126 Circuit Analysis
No ratings yet
EE 121 126 Circuit Analysis
68 pages
Jss Academy of Technical Education Noida
No ratings yet
Jss Academy of Technical Education Noida
2 pages
DCD Manual
No ratings yet
DCD Manual
66 pages
Design Lab Report
No ratings yet
Design Lab Report
23 pages
EECE_0000_Lab_00
No ratings yet
EECE_0000_Lab_00
7 pages
EE142 Logic Design Experiments and Exercises
No ratings yet
EE142 Logic Design Experiments and Exercises
14 pages
Networks Booklet (186 Pages)
No ratings yet
Networks Booklet (186 Pages)
186 pages
New - EXPERIMENT 3 - 2017 - Voltage Regulator Using LM 7805 LM 7905 PDF
No ratings yet
New - EXPERIMENT 3 - 2017 - Voltage Regulator Using LM 7805 LM 7905 PDF
3 pages
EP Manual Master Final 31-01-11
No ratings yet
EP Manual Master Final 31-01-11
102 pages
Electrical Engineering Laboratory
No ratings yet
Electrical Engineering Laboratory
29 pages
Analog - Digital Electronics Lab ECS391
No ratings yet
Analog - Digital Electronics Lab ECS391
21 pages
Lab No. 7 Timing Circuit
No ratings yet
Lab No. 7 Timing Circuit
2 pages
Lab Manual: Digital Electronics Lab (EE-224-F)
No ratings yet
Lab Manual: Digital Electronics Lab (EE-224-F)
33 pages
Integrated Electronics Lab Manual MCE 2231
No ratings yet
Integrated Electronics Lab Manual MCE 2231
72 pages
Lab 1 Familiarization With Digital Logic Gates
100% (1)
Lab 1 Familiarization With Digital Logic Gates
7 pages
Assignment ECEG-4261 Microelectronic Devices and Circuits (MDC)
No ratings yet
Assignment ECEG-4261 Microelectronic Devices and Circuits (MDC)
7 pages
Lab01 Solution01
No ratings yet
Lab01 Solution01
9 pages
Electric Circuits: Lab Manual Experiment No 8
No ratings yet
Electric Circuits: Lab Manual Experiment No 8
6 pages
PH 411 Physics Laboratory I (Electronics) : Instruction Manual Index
No ratings yet
PH 411 Physics Laboratory I (Electronics) : Instruction Manual Index
28 pages
UEEA/UEEP 1323 Digital Electronics: Power Supply IC Tester
No ratings yet
UEEA/UEEP 1323 Digital Electronics: Power Supply IC Tester
12 pages
Activity 10 Using The Transistor in A Common Base Amplifier
No ratings yet
Activity 10 Using The Transistor in A Common Base Amplifier
4 pages
Electric Circuits: Lab Manual Experiment No 8
No ratings yet
Electric Circuits: Lab Manual Experiment No 8
6 pages
ECD Lab 09 - Log and Antilog Amps
No ratings yet
ECD Lab 09 - Log and Antilog Amps
4 pages
Tentative BTech - EEE 4TH Sem Syllabus 2018-19
No ratings yet
Tentative BTech - EEE 4TH Sem Syllabus 2018-19
24 pages
Exp 7
No ratings yet
Exp 7
5 pages
Lab-7 EDC
No ratings yet
Lab-7 EDC
4 pages
EDC Exp1-4
No ratings yet
EDC Exp1-4
16 pages
LabInstr EE320L Lab7
No ratings yet
LabInstr EE320L Lab7
9 pages
De Lab Manual
No ratings yet
De Lab Manual
54 pages
Digit1 Lab02
No ratings yet
Digit1 Lab02
10 pages
Ece lab
No ratings yet
Ece lab
8 pages
enme350-LabManual Spring 11-2
No ratings yet
enme350-LabManual Spring 11-2
54 pages
Experiment No 1 Dem Ishwar
No ratings yet
Experiment No 1 Dem Ishwar
6 pages
Lab Manual 8085 Microprocessor
0% (1)
Lab Manual 8085 Microprocessor
43 pages
Name: - Date: - : Electronic Devices II Lab EET 323
No ratings yet
Name: - Date: - : Electronic Devices II Lab EET 323
9 pages
Solid State Device Physics (Second Edition)
From Everand
Solid State Device Physics (Second Edition)
SUJAUL CHOWDHURY
No ratings yet
Design of Electrical Circuits using Engineering Software Tools
From Everand
Design of Electrical Circuits using Engineering Software Tools
K.Meenendranath Reddy
No ratings yet
discrete D Tx
No ratings yet
discrete D Tx
12 pages
split_1217754164796622468
No ratings yet
split_1217754164796622468
1 page
Promulgated 0700 2022 NVH Case No. 2022 005 RC Cebeco II DTD 22june2022
No ratings yet
Promulgated 0700 2022 NVH Case No. 2022 005 RC Cebeco II DTD 22june2022
19 pages
Split 9044241342542524097
No ratings yet
Split 9044241342542524097
6 pages
Parental Consent TEMPLATE
No ratings yet
Parental Consent TEMPLATE
1 page
Split All
No ratings yet
Split All
21 pages
Geoff Zeiss
No ratings yet
Geoff Zeiss
47 pages
50 Phrasal Verbs For Work and Business
No ratings yet
50 Phrasal Verbs For Work and Business
4 pages
Vulcan Powerpoint (Autosaved)
No ratings yet
Vulcan Powerpoint (Autosaved)
16 pages
Corporate Culture Term Paper
100% (1)
Corporate Culture Term Paper
6 pages
Tos Sample Computation
100% (1)
Tos Sample Computation
2 pages
How Does Social Trust Affect Economic Growth?
No ratings yet
How Does Social Trust Affect Economic Growth?
23 pages
Parking Sensor Innova 2
No ratings yet
Parking Sensor Innova 2
6 pages
US5591213
No ratings yet
US5591213
14 pages
Must Do Content 2023-24 Class - X English Language and Literature
No ratings yet
Must Do Content 2023-24 Class - X English Language and Literature
29 pages
Design of Lift
100% (1)
Design of Lift
16 pages
Ryan Class 6,7,8 PA-1 Sayllabus
No ratings yet
Ryan Class 6,7,8 PA-1 Sayllabus
97 pages
Flowmeter Piping Requirements - P.I. Process Instrumentation
No ratings yet
Flowmeter Piping Requirements - P.I. Process Instrumentation
12 pages
HOPE 4 Module 3.1
No ratings yet
HOPE 4 Module 3.1
29 pages
Modelling and Analysis of Electric Power Systems
No ratings yet
Modelling and Analysis of Electric Power Systems
181 pages
Anatomy & Physiology - Week 5
No ratings yet
Anatomy & Physiology - Week 5
35 pages
Individual Learning Monitoring Plan
No ratings yet
Individual Learning Monitoring Plan
3 pages
PYP Curriculum Guide Grade 5
No ratings yet
PYP Curriculum Guide Grade 5
20 pages
Chart Pattern Final
No ratings yet
Chart Pattern Final
32 pages
Manual of The Medical Department
No ratings yet
Manual of The Medical Department
130 pages
Belclene 440 MSDS
No ratings yet
Belclene 440 MSDS
5 pages
Epilepsia - 2005 - Kossoff
No ratings yet
Epilepsia - 2005 - Kossoff
10 pages
TDS IntelliMouseOptical
No ratings yet
TDS IntelliMouseOptical
1 page
s6 Aceiteka 2023maths P2
No ratings yet
s6 Aceiteka 2023maths P2
4 pages
Jyotish New Bhrigu Nandi Nadi
94% (17)
Jyotish New Bhrigu Nandi Nadi
327 pages
Testing of Aggregates PPT 23.09.2020 Revised
No ratings yet
Testing of Aggregates PPT 23.09.2020 Revised
9 pages