GaAs-based High-Frequency and High-Speed Devices
GaAs-based High-Frequency and High-Speed Devices
net/publication/229003908
CITATIONS READS
15 1,101
2 authors:
All content following this page was uploaded by Masaaki Kuzuhara on 11 February 2016.
The explosive growth of new communi- The first is the inherent superiority of the The second factor is the solid progress
cation technologies such as the internet and electronic properties of GaAs materials. For that has been made by industrial process
mobile phones has expanded the applica- the fabrication of high-speed electronic devic- technology. Process technology can be broad-
tions of high-speed electronic devices based es, these advantages include the following: 1) ly classified into crystal growth technology
on compound semiconductors. In particular, high electron mobility, 2) high electron drift and material processing technology. With re-
the development of structures with supe- velocity, 3) stable Schottky barrier height at gard to the former, it is impossible to ignore
rior electronic properties and advanced mass- room temperature, 4) the existence of ther- the progress made in the use of larger wafer
production process technology has resulted mally stable semi-insulating substrates, and 5) sizes on GaAs single-crystal substrates. The
in high-speed GaAs-based transistors that the ability to form a variety of heterojunctions standard diameter of GaAs wafers is currently
are making an important contribution to the on these materials. changing from four to six inches. To accom-
improved performance of the latest mobile Advantages 1) and 2) are the basic pre- modate this increased substrate size, epitaxial
phone handsets and base stations. In this pa- requisites for high-speed and high-frequency growth techniques are also being developed
per we describe how the technology behind operation. In particular, in the latest devices for processing multiple 6-inch wafers simul-
such devices has developed so far, and out- for low-voltage mobile terminal applications, taneously, and it is also becoming possible to
line the way in which GaAs-based high-speed a competitive edge can often be obtained by control layer thicknesses to within 1 nm.
electronic devices are currently implemented. reducing the parasitic resistance as much as On the other hand, in material processing
Finally we review the prospects of cultivating possible. As a result, a high electron mobility technology, dry-etching techniques are being
new markets for such devices in the future. is especially important. developed with superior reproducibility and
Keywords: gallium arsenide transistor, Advantage 3) may seem rather mundane uniformity and with low damage by com-
high-power device, metal-semi- at first, but without a stable Schottky bar- bining anisotropic etching with the selective
conductor field-effect transis- rier height it would have been impossible to etching properties of heterojunction materi-
tor, heterojunction field-effect contemplate the development of the modern als. The use of heterojunctions is important,
transistor, heterojunction bipo- field-effect transistor (FET). Advantage 4)— not only for obtaining new functions from
lar transistor, mobile communi- the existence of thermally stable semi-insulat- their physical properties but also because
cation, microwave, millimeter- ing substrates—is a property that can be tak- they provide a means of improving the di-
wave en for granted with GaAs. However, silicon (Si) mensional controllability of crystal processing.
substrates do not exhibit this property, and The secret to success in the mass production
1. Introduction at present it is only possible to provide them of high-performance devices is hidden in the
High-speed electronic devices based on with equivalent characteristics through the properties of heterojunctions.
compound semiconductors are used in an use of advanced process technologies such as In this paper we will describe the tran-
ever-widening range of fields, such as ampli- SIMOX (Separation by Implanted OXygen). In sitions that have so far been made in the
fier devices in high-frequency radio equip- this respect it seems that GaAs materials are technology and the current status of its
ment (e.g., mobile communication terminals) far better suited to high-frequency applica- implementation, with particular reference
and switching elements in high-speed digital tions. Advantage 5)—the ability to form a va- to mobile communication applications and
circuits. Among such devices, the best cost/ riety of heterojunctions—provides designers GaAs-based high-speed electronic devices.
performance ratios are achieved by GaAs- with a greater degree of latitude in the types We will also describe the latest techniques
based transistors, which are establishing a and combinations of materials that can be that are currently under development. We
firm position in the market for mass-pro- used to configure devices. This facilitates the will then describe the development trends in
duced devices that help to meet the needs of development of GaAs device families tailored device technology for third-generation (3G)
the modern telecommunication society. It is to the requirements of a diverse range of mobile phones—for which services were
worthwhile studying how these devices have products with different functions. Heterojunc- started in 2001—by focusing separately on
managed to attain such a status. There are at tions that can typically be formed on GaAs their application to mobile terminals and base
least two contributing factors, which are as substrates include AlGaAs/GaAs and InGaP/ stations. Finally, we will describe some other
follows: GaAs. potential applications for this technology be-
Photonic and Wireless Devices Research Laboratories, NEC Corporation (2-9-1 Seiran, Otsu 520-0833)
e-mail : [email protected]
Energy (eV)
2.1 Field-effect transistors when operating with a
0.2 2
2.1.1 Double-doped/double hetero struc- 3 V supply. Also, even
tures when operating at 3 V,
0.0 1
Over the last few years, mobile phone a gate breakdown volt-
terminals have evolved into pocket-sized de- age of at least 10 V is -0.2 0
vices weighing no more than 100 g and oc- generally required for
cupying no more than 100 cm3. This level of stable operation, and 0.6 4
Energy (eV)
ing the voltage of the battery power sources. tures are limited in this
Until the mid-1990s, mobile phones were respect.
0.2 2
operated either at 5.8 V (five nickel-cadmium On the other hand,
(NiCd) or nickel monohydride (NiMH) cells) or w i t h h e t e ro j u n c t i o n 0.0 1
at 4.6 V (four of these cells instead of five), FETs it is possible to in-
but due to the wide availability of lithium ion crease the drain current -0.2 0
secondary cells and the development of pow- without causing much 0 20 40 60 80 100
er transistors capable of operating with a 3 V change to the threshold
Distance from Surface (nm)
supply, the use of 3 V power sources has now voltage or gate break-
become the de facto industry standard. Also, down voltage. The opti-
Fig. 1: The distribution of conduction band energy and electron concentration
since transistors have been developed with mal structure for meet- across double-doped/double heterojunctions. (a) Uniformly doped structure. (b)
Pulse-doped structure. In the uniformly doped structure, it can be seen that elec-
structures that make them suitable for high- ing this requirement is
trons spread out into the AlGaAs electron supply layer.
efficiency operation, subsequent technical a double-doped/double
reforms have made it possible to achieve sub- heterostructure.1,2) This
stantial improvements to the talk time and structure is characterized by having a channel structure, and a saturation-drain voltage (knee
standby time. layer of GaAs or InGaAs sandwiched between voltage) about 0.10–0.15 V lower. These ben-
But to produce power transistors capable layers of n-AlGaAs situated above and be- efits are due to the use of an undoped Al-
of delivering output signals of the order of low it. By striking a design balance between GaAs Schottky layer at the surface, whereby 1)
one watt, the switch to low-voltage 3 V pow- the upper and lower doped layers, the gate the injection of electrons from the gate metal
er sources means that these devices must be breakdown voltage and the maximum drain to the semiconductor is suppressed, and 2)
operated with higher currents than before. current can be controlled independently. the parasitic parallel conduction of electrons
The Japanese domestic technical standard for Figures 1(a) and 1(b) show the conduc- in the AlGaAs layer (parasitic MESFET effect)
personal digital cellular communication (PDC) tion band energy distribution and electron is suppressed.
requires mobile phone terminals to produce density distribution in two types of double- When an FET with a pulse-doped struc-
a microwave output power of at least 1 W. doped/double heterostructure. In the uni- ture was used for power amplification (AB-
According to simple AC theory, the current formly doped structure (Fig. 1(a)), a gate class operation) at 950 MHz with a 3 V pow-
drawn by the transistor is about 1.3 A for a electrode directly contacts with an n-AlGaAs er supply, it was found to have a saturated
3 V bias if the transistor’s internal resistance Schottky layer doped uniformly with impu- output power of 1.4 W, a power-added effi-
(on-resistance) is ignored. In practice, since rities (e.g., n =1.0×10 18 cm −3, thickness 34 ciency of 60%, and a linear gain of 12.7 dB.3)
the presence of on-resistance further reduces nm). On the other hand, in the pulse-doped This report was the first to demonstrate the
the amplifier’s power conversion efficiency, structure (Fig. 1(b)), there is a thin layer of benefits of using double-doped/double het-
the required current is even higher. n-AlGaAs doped with a high concentration erojunction FETs as power amplifier transis-
With the aim of achieving optimal op- of n-type impurities (e.g., n=4.5×1018 cm−3, tors that operate efficiently at low voltages.
eration with a 3 V supply, we first looked into thickness 9 nm) below an undoped AlGaAs In 1993, analog mobile phone systems
increasing the maximum drain current den- Schottky layer (e.g., thickness 26 nm). began to be replaced by digital systems that
sity per millimeter of gate width in the FETs. 2.1.2 Depletion-type heterojunction FETs are sensitive to waveform distortion. To sat-
For this purpose it is effective to increase the The results of evaluating the DC and isfy Japan’s domestic PDC technical standard
electron density present in the FET channel. high-frequency characteristics of prototypes with a 3 V power supply, it is thus necessary
However, in a conventional MES (metal–semi- of the abovementioned two types of hetero- to achieve an output of 1 W in the linear op-
conductor) FET structure, increasing the con- junction FET (gate length 1.1 µm) were pre- erating region of the FET, as opposed to ana-
centration of impurities in the channel layer sented in an earlier report.3) log phones which used amplification in the
causes a large negative shift in the threshold With a pulse-doped structure it was pos- saturated region. Also, to extend the phone’
voltage and a sharp drop in the gate break- sible to obtain a gate breakdown voltage 3 s talk time it is also important to improve the
down voltage. A large negative shift of the –4 V higher than that of a uniformly doped power conversion efficiency (i.e., the power-
�������������� ��������������
(a) (a)
���
��� ���������������� ������� ������������
�������������� ��� ���� �������
���
������������
������������
������
������ ������������
��� ������������
��� ������
�������
���
��� ������
���� ���� ������
���� ���
������
����
� �� �� �� �� ��� ��� � �� �� �� ��
(b) �������������������������� (b) ���������������������������
Fig. 2: A heterojunction FET with a multilayer cap structure. (a) Cross-sectional struc- Fig. 3: A heterojunction FET with an Al 0.5Ga0.5As barrier layer. (a) Cross-sectional
ture. (b) Conduction band energy distribution under the ohmic electrode. The use of structure. (b) Conduction band energy distribution under the gate electrode. The in-
a multilayer cap structure reduces the potential barrier at the n-AlGaAs layer near the troduction of a barrier layer suppresses the injection of electrons from the channel
surface. towards the gate electrode.
added efficiency), and to reduce the FET’s negative threshold voltages. A drawback of a two-dimensional electron gas is formed in
knee voltage (i.e., reduce the on resistance). this type of device is that two power sup- the GaAs layers in contact with both sides of
Furthermore, it should be possible to mass plies—one positive, the other negative—are the abovementioned heavily-doped n-AlGaAs
produce these devices with high yield, and needed to achieve amplification. Since Si- layer, there is a smaller potential barrier at the
with small chip dimensions. MOSFETs and bipolar transistors (described n-AlGaAs layer that also serves as an etching
To satisfy these requirements, the gate below) can operate with a single power sup- auto-stop layer. This effect makes it possible
length was reduced to 0.8 µm and a two- ply, the fact that twin positive and negative to reduce the contact resistance along the
stage recess embedded structure was em- power supplies are only needed for hetero- path from the heavily-doped n-GaAs surface
ployed for the gate electrode (see Figs. 2 and junction FETs is a distinct disadvantage. To layer to the InGaAs channel layer.
3 below).4) As a result, the drain current den- reduce the number of circuit components Tests were performed on an experimen-
sity was increased to 600 mA/mm (about 1.5 and develop products that are more compact tal enhancement-type heterojunction FET
–2 times higher than a conventional device), and less expensive, it is desirable to develop with a gate length of 0.5 µm and a multilayer
and the on-resistance was reduced to 2.3 Ω enhancement-type heterojunction FETs that cap structure.5) When a threshold voltage of
·mm. Selective dry etching of AlGaAs and have a positive threshold voltage and can be +0.20 V was selected, a large maximum drain
GaAs was used to form the two-stage recess, operated with a single power supply. How- current density of 390 mA/mm was achieved,
and the variation of recess etching depth ever, enhancement-type FETs have generally and the device also exhibited a large gate
across the wafer was kept to a minimum by suffered from reduced maximum drain cur- breakdown voltage of 17 V. By employing a
using the former as an etching stop layer. rent and increased on resistance, leading to multilayer cap structure, the parasitic resis-
The large-signal characteristics of this im- reduced power density and efficiency. tance could be reduced by 0.1 Ω·mm and it
proved FET were measured with a 950 MHz To address the abovementioned problems was possible to obtain an on-resistance of 1.6
QPSK (quadrature phase shift keying) digitally of enhancement-type FETs, a new multilayer Ω·mm.
modulated signal.4) In a miniature chip with a cap structure was introduced.5) Figure 2(a) For an FET with a gate width of 24 mm,
gate width of 7 mm, a power-added efficien- shows the cross-sectional structure of this FET, as a result of evaluating the power charac-
cy of 56.3% was achieved with an output and Fig. 2(b) shows the conduction band en- teristics with a single 3.5 V power supply, an
power of 1.23 W when operated at 3.4 V. ergy distribution below the ohmic electrodes. output power of 1.0 W and a power-added
2.1.3 Enhancement-type heterojunction In this structure, an undoped GaAs layer and efficiency of 65.5% were achieved—enough
FETs a heavily-doped n-AlGaAs layer are deposited to satisfy the PDC technical standard. In this
The heterojunction FETs introduced so in turn below the heavily-doped n-GaAs layer device, it was also possible to cut off the
far have all been depletion-type devices with in contact with the ohmic electrodes. Since drain current to just 2 µA/mm just by setting
��������������������
��������
sents an improvement of 0.2 V compared to ����� ��������������������
��� ��
the device with no Al0.5Ga0.5As barrier layer.
For an enhancement-type FET with a �����
�����
high VF of this sort (gate width 16 mm), the ��� �� ��������������������
���
������
������� 3.2 Heterojunction FETs with field
���
��� plates
������ An attempt has been made to improve
������� ���
the operating voltage of GaAs FETs to 20 V or
���
������
��� more, which is twice the normal voltage for
������ ������� ���
������� ��� such devices.16) This involved the use of a het-
���
�� erojunction FET with a new structure where
�� a field plate (FP) connected to the gate elec-
� trode is situated on the surface passivation
���� ���� ���� ���� ���� ���� film between the gate and drain.
������������� The cross-sectional structure of this FP-
FET is shown in Fig. 8. The gate is formed
Fig. 7: The year-on-year growth in the performance of high output GaAs FETs developed for mobile on an n-AlGaAs surface layer, and controls
phone base stations.
the concentration of electrons in the n-GaAs
channel layer below it. The FP electrode plays
and allows high-quality digital radio commu- vices. According to the latest data, there are two primary roles. One is to moderate the
nication to be achieved with a low bit error reports of 240 W products being available on electric-field strength at the drain end of the
rate. For these reasons, there is currently a the market, and 300 W devices have already gate when the gate is subjected to a large
strong need for increased output power from been produced in the laboratory.15) negative bias when operating with large AC
the microwave transistors used in base sta- Power supply voltages have remained signals. It achieves this by depleting the chan-
tion transmitters. fixed at 10–12 V throughout this period, so nel layer underneath the negatively charged
FETs based on GaAs and Si semicon- the output power levels attained so far have FP electrode, and as a result the gate break-
ductors have been widely used in the trans- all been achieved by increasing the drain cur- down voltage is substantially improved. The
mission power amplifiers of mobile phone rent. Although this can be done by using second role is to facilitate the flow of large
base stations. The former have better high- larger transistor chips or greater numbers of AC drain currents, since the depletion layer in
frequency characteristics but have a serious chips, there are a number of accompanying the channel under the FP electrode is instan-
drawback with respect to high voltage opera- problems that are exacerbated by this ap- taneously reduced when the gate bias swings
tion. On the other hand, although the latter proach. in the positive direction. This has the effect
can be successfully operated at voltages as First, there are limits to how large the of improving the linearity of the input/output
high as 20–30 V, it is hard to achieve favor- chips can be made. The package dimensions power characteristics and allowing a large
able high-frequency characteristics. In terms are also limited, so it will become increas- saturated output power to be obtained.
of cost, Si-based FETs are much less expen- ingly difficult to carry on increasing the chip An experimental heterojunction FET
sive, but 3G mobile phones—which are ex- size in the future. Another problem is that in- with an FP electrode (gate length 1.0 µm, FP
pected to become widespread in the future— creased output current
use the 2 GHz band which is higher than is associated with re-
the frequency of conventional systems. Ac- duced input impedance.
cordingly, the current status is that the better Since matching circuits
high-frequency characteristics of GaAs FETs with a large impedance Passivation Film Field Plate
Gate
give them the advantage in terms of overall conversion ratio add to Source Drain
performance. the complexity, this ag-
n-GaAs
At the product level, let’s see how in- gravates problems such undoped GaAs
n-AlGaAs
creases have so far been made to the output as increased reflection
n-GaAs
power of high-power GaAs FETs. Figure 7 loss and bandwidth re-
shows the year-on-year growth in the perfor- duction. Finally, there is buffer
mance of high-power GaAs FETs developed the problem that larger S.I. GaAs sub.
for mobile phone base stations. Since 1997, power supply circuits
when the 100 W barrier was broken for the generate more heat.
first time by mounting four FET chips in a sin- Since the losses in a
Fig. 8: Cross-sectional structure of a new type of heterojunction FET incorporat-
gle package, there has been steady growth power supply circuit ing a field plate. The field plate is connected to the same potential as the gate
in the output power available from such de- rise in proportion to the electrode.
Transmitter Module
MMIC
Filter
MMIC
Receiver
Module
(a) ��������������
Antenna
Port
Fig.10: Photograph of miniature 60 GHz band transceiver modules. The transmitter module
incorporates three types of MMIC—a frequency multiplier, a modulator and a transmitter am-
plifier. The receiver module incorporates two types of MMIC—a low-noise amplifier and a de-
Fig. 9: Heterojunction FETs with field plates. (a) Photograph of a chip with a
multi-cell structure consisting of a heterojunction FET chip with field plates (chip
dimensions: 1.5 mm × 4.4 mm). (b) Surface photograph of an amplifier with a
partial matching circuit that incorporates four FET chips in the same package.