0% found this document useful (0 votes)
12 views

Hardware 3

ere

Uploaded by

binladanpro007
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
12 views

Hardware 3

ere

Uploaded by

binladanpro007
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Hardware implementation of RLC plant

using OP-AMP
Ahmad hassan(Rp21 EE 403 )
Email [email protected].

IEECE, University of the Punjab Lahore-54590 PAKISTAN.


Abstract: attached, it starts damping. The behavior of
the circuit when no resistive load is
This report suggests a method in which we attached is known as undamped which is
can see the capacitive, inductive and ideally no possible for the practical circuit to
resistive behavior of the RLC circuit by have 0-ohm resistance. In this undamped
giving it a square wave which act as a power case the sine wave damped when an infinite
source for this circuit. The LC circuit act as a interval of time is reached. But is practical
sine wave generator when input is given to system inductor have its own resistance
it. But when a resistive load attached with which is known as inductive resistance, due
it, it starts damping with time which is then to which the circuit in practical life enters in
classified as undamped, underdamped, a new case of RLC phenomena which is
critically damped and over damped known as underdamped, this condition
behavior. happens when the circuit shows some
Keywords: resistance due to which the oscillations
start vanishing and at a time the oscillations
1. Variable Resistor. approach to zero. the variable resistance
2. Capacitor. when goes to its half value the oscillations
3. Inductor vanishes totally and a straight line is seen
4. Op-amp (741). this case is known as critically damped case.
5. Square wave. When resistance reaches its maximum
value, the circuit works as RC circuit in
1.Introduction:
which charging of capacitor happens and
inductor not charges because of no current
passes through it due to maximum
Most of the electronic circuits uses resistance. This condition is named as
inductive load and resistive load to it is overdamped. Whenever the wave changes
important for us to concern about the its step, it shows it response.
inductive, capacitive and resistive behavior
of the RLC circuit. The LC circuit produces
sine wave with Active and reactive power
2.Mathematical Modelling:
which give oscillations for the sine wave
production. But when a resistive load
Transfer function: 𝑅 1 (𝑅)2
We will apply KCL in inner loop of RLC circuit. 𝑠1,2 = − ( ) ± 𝑗√ − 2
2𝐿 𝐿𝐶 2𝐿
1
𝑅𝐼(𝑠) + 𝐿𝑠𝐼(𝑠) + 𝐼(𝑠) = 𝑉𝑖 (𝑠) Eq () shows that there are two poles for the
𝐶𝑠
plant, so
1
𝐼(𝑠) [𝑅 + 𝐿𝑠 + ] = 𝑉𝑖 (𝑠) (1)
𝐶𝑠 𝑹 𝟏 (𝑹)𝟐
𝒔𝟏 = − ( ) + 𝒋√ −
𝐶𝑠𝑉𝑜 (𝑠) = 𝐼(𝑠) (2) 𝟐𝑳 𝑳𝑪 𝟐𝑳𝟐

Eq (2) gives the LaPlace for 𝐼(𝑠). Putting eq (2) in


eq (1), we get: 𝑹 𝟏 (𝑹)𝟐
𝒔𝟐 = − ( ) − 𝒋√ −
𝟐𝑳 𝑳𝑪 𝟐𝑳𝟐
1
𝐶𝑠𝑉𝑜 (𝑠) [𝑅 + 𝐿𝑠 + ] = 𝑉𝑖 (𝑠)
𝐶𝑠 These are the two poles that we have derived from the
equation.
Rearranging,
𝑉𝑜 (𝑠) 1 We can find poles using equation () to see all type of
= responses by putting the values of zeta and natural
𝑉𝑖 (𝑠) 𝐶𝑠[𝑅 + 𝐿𝑠 + 1 ]
𝐶𝑠 frequency.
𝑉𝑜 (𝑠)
=
1 𝑠 2 + 2ζ𝜔𝑛 + 𝜔𝑛2 = 0
𝑉𝑖 (𝑠) 𝐶𝑠𝑅 + 𝐿𝐶𝑠 2 + 1
−2ζ𝜔𝑛 ± √4ζ2 𝜔𝑛 2 − 4𝜔𝑛 2
1 𝑠1,2 =
𝑉𝑜 (𝑠) 𝐿𝐶 2
=
𝑉𝑖 (𝑠) 𝐿𝐶𝑠 2 𝐶𝑠𝑅 1
𝐿𝐶 + 𝐿𝐶 + 𝐿𝐶 4ζ2 𝜔𝑛 2 4𝜔𝑛 2
= −ζ𝜔𝑛 ± √ −
𝟏 4 4
𝑽𝒐 (𝒔) 𝑳𝑪
=
𝑽𝒊 (𝒔) 𝒔𝟐 + 𝑹 𝒔 + 𝟏
𝑳 𝑳𝑪 = −ζ𝜔𝑛 ± √ζ2 𝜔𝑛 2 − 𝜔𝑛 2

Poles: = −ζ𝜔𝑛 ± 𝜔𝑛 √ζ2 − 1


We will put our denominator equal to zero to
find the poles for the plant. Hence, 𝒔𝟏,𝟐 = −𝛇𝝎𝒏 ± 𝒋𝝎𝒏 √𝟏−𝛇𝟐

𝑅 1 Case 1:
𝑠2 + 𝑠+ =0
𝐿 𝐿𝐶
For this case, the value of resistance must be
𝑅 𝑅 2
1 zero which could not be done with the values we
−( ) ± √( ) − 4( )
𝐿 𝐿 𝐿𝐶 used for inductor and capacitor hence the output
𝑠1,2 =
2 response cannot be shown. As for the poles of
undamped case, they are given as:
𝑅 𝑅 1
𝑠1,2 = −( ) ± √( )2 − ( ) • R=0
2𝐿 2𝐿 𝐿𝐶
𝑠1,2 = −ζ𝜔𝑛 ± 𝑗𝜔𝑛 √1−ζ2
𝑅 (𝑅)2
1
𝑠1,2 = − ( )±√ 2 − In this case, as R=0, hence ζ = 0 resulting in the
2𝐿 2𝐿 𝐿𝐶
real part to be zero, hence
𝒔𝟏 = 𝒋𝝎𝒏 = 𝟑𝟏𝟔𝟐𝟐. 𝟖∠𝟏. 𝟔 Case 4:
𝒔𝟐 = −𝒋𝝎𝒏 = 𝟑𝟏𝟔𝟐𝟐. 𝟖∠ − 𝟏. 𝟔 Figure shows the overdamped response of plant
when value of resistance is almost equal to 1K
Case 2: which make4s zeta greater than 1 hence, making
Figure () shows the underdamped response the response overdamped.
where R=450ohm, L=10mH and C=0.1𝜇F R=960ohm,

𝑅 𝐶 450 0.1 × 10−6 𝑅 𝐶 960 0.1 × 10−6


ζ= √ = √ √ = √
2 𝐿 2 10 × 10−3 ζ=
2 𝐿 2 10 × 10−3

𝛇 = 𝟎. 𝟕𝟏 𝛇 = 𝟏. 𝟓𝟐
1 1 1 1
𝜔𝑛 = = 𝜔𝑛 = =
√𝐿𝐶 √10 × 10−3 × 0.1 × 10−6 √𝐿𝐶 √10 × 10−3 × 0.1 × 10−6
𝝎𝒏 ≅ 𝟑𝟏𝟔𝟐𝟐. 𝟖 𝒓𝒂𝒅/𝒔𝒆𝒄 𝝎𝒏 ≅ 𝟑𝟏𝟔𝟐𝟐. 𝟖 𝒓𝒂𝒅/𝒔𝒆𝒄
Using these values we find poles, Poles for this case are both on real axes on left
half plane having no imaginary part, hence being
𝑠1,2 = −(0.71)(31622.8) ± 𝑗31622.8√1−0.712
overdamped.
𝒔𝟏 = −𝟐𝟐𝟒𝟓𝟐. 𝟐 + 𝟐𝟐𝟐𝟔𝟖. 𝟖𝒋
𝑠1,2 = −(1.52)(31622.8) ± 𝑗31622.8√1−1.522
𝒔𝟐 = −𝟐𝟐𝟒𝟓𝟐. 𝟐 − 𝟐𝟐𝟐𝟔𝟖. 𝟖𝒋
𝒔𝟏 = −𝟏𝟏𝟖𝟔𝟕. 𝟐
Case 3: 𝒔𝟐 = −𝟖𝟒𝟐𝟔𝟔. 𝟏𝟑
shows the critically damped response where
There are two ways to check the mathematical
R=635ohm, L=10mH and C=0.1𝜇F
model:
𝑅 𝐶 635 0.1 × 10−6 1. simulation.
ζ= √ = √
2 𝐿 2 10 × 10−3 2. Hardware.

𝛇 = 𝟏. 𝟎𝟎 3.Simulation:
1 1 Using the same values which we assume in
𝜔𝑛 = =
√𝐿𝐶 √10 × 10−3 × 0.1 × 10−6 hardware, the simulation with these values
𝝎𝒏 ≅ 𝟑𝟏𝟔𝟐𝟐 𝒓𝒂𝒅/𝒔𝒆𝒄 is as given:

Using these values we find poles, Undamped Response:

𝑠1,2 = −(1)(31622.8) ± 𝑗31622.8√1−12

𝒔𝟏 = −𝟑𝟏𝟔𝟐𝟐
𝒔𝟐 = −𝟑𝟏𝟔𝟐𝟐
The Oscillating waveform provides a peak
voltage of 3.3 volts.
Peak to Peak time:

Under damped response:

Peak to Peak time is about 200u sec.

Minimum voltage:

The settle voltage of the given circuit is


1.88volts when 2 Amplitude voltage of
square wave is applied.

Peak Time:
Minimum voltage is 0.8 volts.
Settling Time:
Settling time is 1.2m sec.
Critically Damped:
Settling time:

Settling time for overdamped response is


380u sec.
Settling Voltage:

Settling time for critically damped is 170u


sec.
Settling voltage:

Settling voltage is 1.8 volts.

Hardware Results:
Hardware is implemented on breadboard
with different values of R:
Settling voltage 1.8 volts.
RLC circuit:
Over damped:

Settling time:
Output For underdamped response:

Peak value for undamped response:


Acknowledgment:
Sir Umar Farooq inspires us to do this
experiment to consider the problems which
we may face during our working experience
and to counter them with the help of this
experiment.
Conclusion:
The resistive component present in nature
always try to oppose the oscillation and
damp it. Higher the resistive component the
more the oscillations will be damped. Exactly
Critically Damped 480 Resistance: the same situation happens in industries
where all three components are present so it
is easier with the help of this experiment to
counter their problems and make them a lot
better than the daily routine.
Reference:
[1] Norman S. Nise, Control systems
engineering, 6th edition, John Willy and Sons,
2016.
[2] Umar Farooq, Lecture notes, control
systems, 2024

Overdamped at 1K resistance:

You might also like