4 - Boolean Algebra & Combinational Circuits
4 - Boolean Algebra & Combinational Circuits
Boolean algebra
◦ Algebraic simplification
Designing combinational circuits
Karnaugh map simplification
Useful combinational circuits
1
11/5/2023
2
11/5/2023
Example:
◦ 𝐹 𝑥, 𝑦, 𝑧 = 𝑥.ҧ 𝑦. 𝑧ҧ + 𝑥.ҧ 𝑦.
ത𝑧
◦ Find 𝐻(𝑥, 𝑦, 𝑧), the dual of F
𝐻 𝑥, 𝑦, 𝑧 = 𝑥ҧ + 𝑦 + 𝑧ҧ . 𝑥ҧ + 𝑦ത + 𝑧
1. X + 0 = X -- Zero Axiom
2. X • 1 = X -- Unit Axiom
3. X + 1 = 1 -- Unit Property
4. X • 0 = 0 -- Zero Property
5. X + X = X -- Idempotence
6. X • X = X -- Idempotence
7. X + X’ = 1 -- Complement
8. X • X’ = 0 -- Complement
3
11/5/2023
Covering theorem:
◦ 𝑥+𝑥∙𝑦 =𝑥
◦ 𝑥 ∙ (𝑥 + 𝑦) = 𝑥
Consensus theorem:
◦ 𝑥 ∙ 𝑦 + 𝑥ҧ ∙ 𝑧 + 𝑦 ∙ 𝑧 = 𝑥 ∙ 𝑦 + 𝑥ҧ ∙ 𝑧
◦ 𝑥 + 𝑦 𝑥ҧ + 𝑧 𝑦 + 𝑧 = (𝑥 + 𝑦)(𝑥ҧ + 𝑧)
4
11/5/2023
5
11/5/2023
𝑧 = 𝐴𝐵𝐶 + 𝐴𝐵 𝐴 𝐶 = 𝐴𝐵𝐶 + 𝐴𝐵 𝐴 + 𝐶
= 𝐴𝐵𝐶 + 𝐴𝐵 𝐴 + 𝐶 = 𝐴𝐵𝐶 + 𝐴𝐵𝐴 + 𝐴𝐵𝐶 = 𝐴𝐵𝐶 + 𝐴𝐵 + 𝐴𝐵𝐶
= 𝐴𝐶 𝐵 + 𝐵 + 𝐴𝐵 = 𝐴𝐶 + 𝐴𝐵 = 𝐴(𝐶 + 𝐵)
6
11/5/2023
Prove 𝑥ҧ 𝑦ത𝑧ҧ + 𝑥𝑦
ҧ 𝑧ҧ + 𝑥𝑦𝑧ҧ = 𝑥ҧ 𝑧ҧ + 𝑦𝑧ҧ
Proof:
𝑥ҧ 𝑦ത𝑧ҧ + 𝑥𝑦
ҧ 𝑧ҧ + 𝑥𝑦𝑧ҧ
=𝑥ҧ 𝑦ത𝑧ҧ + 𝑥𝑦ҧ 𝑧ҧ + 𝑥𝑦
ҧ 𝑧ҧ + 𝑥𝑦𝑧ҧ
=𝑥ҧ 𝑧(ҧ 𝑦ത + 𝑦) + 𝑦𝑧(ҧ 𝑥ҧ + 𝑥)
=𝑥ҧ 𝑧ҧ + 𝑦𝑧ҧ
QED.
7
11/5/2023
𝑡 = (𝐴 + 𝐵)(𝐴 + 𝐵)
𝑡 = 𝐴𝐵 + 𝐴𝐵
𝑥 = (𝐴 + 𝐵)(𝐴 + 𝐵 + 𝐷)𝐷
𝑥 = 𝐵𝐷
8
11/5/2023
9
11/5/2023
10
11/5/2023
11
11/5/2023
Whereas
◦ mi is the ith minterm
◦ Fi is the F-function’s value corresponding to the ith
minterm
12
11/5/2023
𝐹 𝐴, 𝐵, 𝐶, 𝐷 = σ(1,4,5,6)
𝐹 𝐴, 𝐵, 𝐶, 𝐷 = 𝐴 𝐵 𝐶𝐷 + 𝐴𝐵𝐶 𝐷 + 𝐴𝐵𝐶𝐷 + 𝐴𝐵𝐶𝐷
13
11/5/2023
whereas
◦ mi is the ith maxterm
◦ Fi is the F-function’s value corresponding to the ith
maxterm
𝐹 𝐴, 𝐵, 𝐶, 𝐷 = σ(1,4,5,6)
𝐹 𝐴, 𝐵, 𝐶, 𝐷
= (𝐴 + 𝐵 + 𝐶 + 𝐷)(𝐴 + 𝐵 + 𝐶 + 𝐷)(𝐴 + 𝐵 + 𝐶
+ 𝐷)(𝐴 + 𝐵 + 𝐶 + 𝐷)
14
11/5/2023
𝑀𝑖 = 𝑚𝑖
𝐹 𝐴, 𝐵, 𝐶 = (0,2,3,7) = ෑ(7,5,4,0)
15
11/5/2023
16
11/5/2023
𝐹 𝐴, 𝐵, 𝐶 = 𝐴𝐶 + 𝐴𝐵
= 𝐴+𝐴 𝐴+𝐵 𝐶+𝐴 𝐶+𝐵 (dual of the distributive law)
= 𝐴+𝐵 𝐶+𝐴 𝐶+𝐵
= 𝐴 + 𝐵 + 𝐶𝐶 𝐶 + 𝐴 + 𝐵𝐵 𝐶 + 𝐵 + 𝐴𝐴
= 𝐴+𝐵+𝐶 𝐴+𝐵+𝐶 𝐶+𝐴+𝐵 𝐶+𝐴+𝐵 𝐶+𝐵+𝐴 𝐶+𝐵+𝐴
= 𝐴+𝐵+𝐶 𝐴+𝐵+𝐶 𝐶+𝐴+𝐵 𝐶+𝐴+𝐵
= ෑ(0,1,4,6)
17
11/5/2023
18
11/5/2023
19
11/5/2023
20
11/5/2023
21
11/5/2023
22
11/5/2023
A AC
1
C
BC X = AC+BC+AC
2
B
AB
3
A
1
C
X = AC+BC+AC
2
B
3 1
2 4
23
11/5/2023
24
11/5/2023
25
11/5/2023
A B C D z
0 0 0 0 0
0 0 0 1 0
0 0 1 0 0
0 0 1 1 0
Designing a circuit that has 4 logic 0 1 0 0 0
B
C z = A+BCD
D
A
B
C 1
D
3
A 2
26
11/5/2023
27
11/5/2023
28
11/5/2023
29
11/5/2023
30
11/5/2023
11 13 0 X15 1 11
7
10 12 0 6
1 14 0 10
Boolean algebra & Combinational circuits 61
11 X 3 X 7 0 15 X 11
10 1 2 1 6 0 14 1 10
Boolean algebra & Combinational circuits 62
31
11/5/2023
11 0 1 1 15 1 11
3 7
10 1 2 1 6 0 14 1 10
Boolean algebra & Combinational circuits 63
F AB
00 01 11 10
CD
00
0 4 12 8
looping 11
Adjacent squares 3 7 15 11
32
11/5/2023
33
11/5/2023
Similarly,
◦ When grouping 4 adjacent cells remove 2
variables.
◦ When grouping 8 adjacent cells remove 3
variables.
Generally,
◦ When grouping 2n adjacent cells remove n
variables
Looping a quad of
adjacent 1s
eliminates two
variables that appears
in both complemented
and uncomplemented
form
34
11/5/2023
Looping an octet of
adjacent 1s eliminates
three variables that
appears in both
complemented and
uncomplemented form
35
11/5/2023
Step 1. the map was obtained from the problem truth table
Step 2. Square 4 is the only square containing a 1 that is not
adjacent to any other 1. It is looped and is referred to as loop 4.
Step 3. Square 15 is adjacent only to square 11. This pair is
looped and referred to as loop 11, 15.
Step 4. There are no octets.
Step 5. Squares 6, 7, 10, and 11 form a quad. This quad is
looped (loop 6, 7, 10, 11). Note that square 11 is used again,
even though it was part of loop 11, 15.
Step 6. All 1s have already been looped.
Step 7. Each loop generates a term in the expression for X.
77
36
11/5/2023
Step 1. the map was obtained from the problem truth table
Step 2. There are no isolated 1s.
Step 3. The 1 in square 3 is adjacent only to the 1 in square 7. Looping
this pair (loop 3, 7) produces the term 𝐴𝐶𝐷.
Step 4. There are no octets.
Step 5. There are two quads. Squares 5, 6, 7, and 8 form one quad.
Looping this quad produces the term 𝐴𝐵. The second quad is made up
of squares 5, 6, 9, and 10. This quad is looped because it contains two
squares that have not been looped previously. Looping this quad
produces 𝐵𝐶.
Step 6. All 1s have already been looped.
Step 7. Each loop generates a term in the expression for X.
78
Step 1. the map was obtained from the problem truth table
Step 2. There are no isolated 1s.
Step 3. The 1 in square 2 is adjacent only to the 1 in square 6. This pair
is looped to produce 𝐴𝐶𝐷. Similarly, square 9 is adjacent only to square
10. Looping this pair produces 𝐴𝐵𝐶. Likewise, loop 7, 8 and loop 11,
15 produce the terms 𝐴𝐵𝐶 and 𝐴𝐶𝐷, respectively.
Step 4. There are no octets.
Step 5. There is one quad formed by squares 6, 7, 10, and 11. This
quad, however, is not looped because all the 1s in the quad have been
included in other loops.
Step 6. All 1s have already been looped.
Step 7. Each loop generates a term in the expression for X.
79
37
11/5/2023
38
11/5/2023
F
AB
00 01 11 10
CD
00 1 1 1 1
01 1 1 1 1
11
10 1 1 1
39
11/5/2023
F
AB
00 01 11 10
CD
00 1 1
01 1 1
11
10 1 1 1
F
AB
00 01 11 10
CD
00 0 0 0 0
01 0 0 0 0
11
10 0 0 0
40
11/5/2023
41
11/5/2023
0
0
0 0
0 0
42
11/5/2023
43
11/5/2023
44
11/5/2023
45
11/5/2023
96
46
11/5/2023
Boolean algebra
◦ SOP and POS
◦ Simplifying Boolean expression
Design of a combinational Logic circuit
◦ construct its truth table,
◦ convert it to a SOP
◦ simplify using Boolean algebra or K mapping,
◦ implement
K map: a graphical method for representing a circuit’s
truth table and generating a simplified expression
Some useful logic circuits
◦ Parity generator and checker
◦ Enable/disable: Each of the basic gates can be used to enable or
disable the passage of an input signal to its output
47