0% found this document useful (0 votes)
11 views

2 Marks

Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
11 views

2 Marks

Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

2 marks

UNIT 5
1. What is Instruction Set Architecture (ISA)?

ISA defines the set of instructions that a processor can execute, along with the
data types, registers, addressing modes, memory architecture, and input/output
handling. It acts as the interface between hardware and software.

2. List the instructions that do not require any operand.

Instructions that don’t require any operand include NOP (No Operation), which
does nothing but consumes a cycle, and RET (Return), which returns control to the
calling function.

3. Name the types of ARM registers.

ARM registers include General-purpose registers (R0-R12), Special registers like


the Program Counter (PC), Stack Pointer (SP), Link Register (LR), and Current
Program Status Register (CPSR).

4. What is the purpose of the Link Register (LR) in ARM architecture?

The Link Register (LR) stores the return address for function calls, so that when a
function finishes, control can return to the correct place in the calling function.

5. Differentiate between RISC and CISC architectures.

RISC (Reduced Instruction Set Computing) uses a small set of simple instructions,
promoting faster execution per instruction, while CISC (Complex Instruction Set
Computing) has a larger set of complex instructions, enabling more complex
operations per instruction.

6. List any two ARM instructions and explain their purposes.

MOV: Transfers data from one register to another or loads a constant value into a
register.
ADD: Adds the values in two registers and stores the result in a register.

7. What is ARM Data Processing Instruction Format?

2 marks 1
ARM Data Processing Instructions use a format with fields for opcode, destination
register, operand registers, and an optional immediate value or shift operation for
arithmetic and logical operations.

8. Explain the concept of immediate values in ARM instructions.

Immediate values are constant values embedded directly within an instruction,


allowing operations with fixed values without needing extra memory access or
registers.

9. Write the role of condition flags in ARM processors.

Condition flags (N, Z, C, V) in ARM indicate the outcome of operations, such as


zero result (Z) or negative result (N), and are used to make decisions in
conditional instructions.

10. Define Load and Store operations in ARM data transfer instructions.

Load (LDR): Moves data from memory into a register.


Store (STR): Moves data from a register to a specific memory location.

11. State the difference between pre-indexed and post-indexed addressing


modes in ARM.

Pre-indexed: The effective address is computed by adding an offset to the base


register before accessing memory.

Post-indexed: The memory access uses the base register, and the offset is
applied afterward.

12. What are the key features of ARM's Thumb instruction set?

The Thumb instruction set uses 16-bit compressed instructions, which improve
code density and memory efficiency, making it suitable for embedded systems
with limited memory.

13. Explain how the barrel shifter works in ARM instructions.

The barrel shifter performs shift and rotate operations on register values in a
single cycle, which can modify an operand before it is used in arithmetic or logical
operations.

14. Describe the use of the LDR instruction in ARM.

2 marks 2
The LDR instruction is used to load a value from a specific memory location into a
register, making it essential for accessing data stored outside the processor’s
registers.

15. Explain the difference between ARM and Thumb instruction sets.

The ARM instruction set uses 32-bit instructions with full features and addressing
modes, while the Thumb instruction set uses compressed 16-bit instructions,
trading some flexibility for reduced memory usage and improved performance in
memory-constrained environments.

UNIT 3
1. List the types of disk controller.

The main types of disk controllers are Integrated Drive Electronics (IDE), Small
Computer System Interface (SCSI), Serial ATA (SATA), and Fibre Channel.

2. What is an interrupt?

An interrupt is a signal sent to the CPU that temporarily halts the current
processes, allowing the CPU to execute a specific task, usually related to
input/output operations.

3. Calculate maximum memory, for a CPU with 16 address lines and 8 data lines.

With 16 address lines, the maximum memory is bytes or 64 KB.

4. Compare the advantage of a multicore processor versus a single core.

A multicore processor can handle multiple tasks simultaneously, improving


performance and efficiency, while a single-core processor can handle only one
task at a time.

5. List CPU instruction execution steps.

The steps include Fetch, Decode, Execute, and Write-back.

6. What is a multicore processor?

A multicore processor contains two or more independent cores within a single


processor, allowing for parallel processing.

2 marks 3
7. Write the applications of a parallel port.

Parallel ports are commonly used for connecting printers, scanners, and older
storage devices to computers.

8. List the characteristics of a 64-bit processor.

Characteristics include handling more than 4 GB of RAM, faster data processing,


and enhanced performance in multitasking and high-memory applications.

9. State the applications of FireWire.

FireWire is used for high-speed data transfer, commonly for connecting video
cameras, external hard drives, and other digital audio/video devices.

10. How long does it take for a CPU to execute five instructions using a 4-stage
pipelining if each stage takes 20 ns?

The time is 80 ns for the first instruction and an additional 20 ns per instruction, so
total = 80 + 4 x 20 = 160 ns.

11. How long does it take for a CPU to execute five instructions using a 4-stage
pipelining if each stage takes 20 ns in a non-pipelined processor?

Without pipelining, each instruction would take 4 x 20 ns = 80 ns, so for five


instructions: 5 x 80 = 400 ns.

12. Write the function of an address bus and a data bus.

The address bus specifies memory locations for data transfer, while the data bus
transfers actual data between the CPU and memory or devices.

13. List the types of disk controller.

Types include IDE, SCSI, SATA, and Fibre Channel (same as Q1).

14. Write the application of HDMI.

HDMI is used for transmitting high-definition video and audio between devices like
TVs, computers, and projectors.

15. Compare the characteristics of RISC and CISC processors.

RISC has a simpler set of instructions, enabling faster processing per instruction,
while CISC has a more complex set, allowing for more functions per instruction.

2 marks 4

You might also like