Scribd
Upload
6 views

Aca Lect15

Uploaded by

snehithapokuru2404
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
6 views

Aca Lect15

Uploaded by

snehithapokuru2404
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 15

Advanced Computer Architecture

(0630561)

Lecture 15
Interconnection Networks
Prof. Kasim M. Al-Aubidy
Computer Eng. Dept.

ACA- Lecture
Interconnection Networks:
Multiprocessors INs can be classified based on:
1. Mode of Operation:
– Synchronous: a single global clock is used by all
components in the system.
– Asynchronous: No global clock required. Hand
shaking signals are used to coordinate the operation
of asynchronous systems.

2. Control Strategy:
– Centralized: one central control unit is used to control
the operations of the components of the system.
– Decentralized: the control function is distributed
among different components in the system.
ACA- Lecture
Interconnection Networks:
3. Switching Techniques:
– Circuit switching: a complete path has to be established prior
to the start of communication between a source and a
destination.
– Packet switching: communication between a source and a
destination takes place via messages divided into smaller
entities, called packets.

4. Topology:
– Describes how to connect processors and memories to other
processors and memories. INs can be classified as;
– Static: direct fixed links are established among nodes to form
a fixed network.
– Dynamic: connections are established when needed.
' ACA- Lecture
. ACA- Lecture
Single-bus & Multi-bus Systems:
This figure shows bus-based systems when a single bus is used
versus the case when multiple buses are used.

ACA- Lecture
Static & Dynamic INs:

/ ACA- Lecture
Dynamic Networks:

0 ACA- Lecture
Dynamic INs:

1 ACA- Lecture
INs Taxonomy:
• An IN could be either static or dynamic. Connections in a static network
are fixed links, while connections in a dynamic network are established
on the fly as needed.
• Static networks can be further classified according to their
interconnection pattern as one-dimension (1D), two-dimension (2D), or
hypercube (HC).
• Dynamic networks can be classified based on interconnection scheme as
bus-based versus switch-based.

2 ACA- Lecture
BUS-BASED DYNAMIC INs:
Single Bus Systems:
• A single bus is the simplest way to connect MP systems.
• A single bus system consists of N processors, each having its own cache,
connected by a shared bus.
• The use of local caches reduces the processor–memory traffic.
• All processors communicate with a single shared memory.

8 ACA- Lecture
Single Bus Systems Characteristics:
• The typical size of such a system varies between 2 and 50 processors.
• The actual size is determined by the traffic per processor and the bus
bandwidth (defined as the maximum rate at which the bus can propagate
data once transmission has started).
• The single bus network complexity, measured in terms of the number of
buses used, while the time complexity is measured in terms of the amount of
input to output delay.
• single bus network is simple and easy to expand.
• Single bus multiprocessors are inherently limited by the bandwidth of the
bus and the fact that only one processor can access the bus, and in turn
only one memory access can take place at any given time.

ACA- Lecture
Multiple Bus Systems:
• A multiple bus MP system uses several parallel buses to interconnect
multiple processors and multiple memory modules.
• A number of connection schemes are possible in this case:
– Multiple bus with full bus–memory connection (MBFBMC),
– Multiple bus with single bus memory connection (MBSBMC),
– Multiple bus with partial bus–memory connection (MBPBMC),
– Multiple bus with class-based memory connection (MBCBMC).

ACA- Lecture
' ACA- Lecture
. ACA- Lecture
Bus Synchronization:
• A bus can be classified as synchronous or asynchronous.
• The time for any transaction over a synchronous bus is known in advance.
Asynchronous bus depends on the availability of data and the readiness of
devices to initiate bus transactions.
• The process of passing bus mastership from one processor to another is
called handshaking and requires the use of two control signals: bus
request and bus grant.

ACA- Lecture

You might also like