0% found this document useful (0 votes)
319 views35 pages

V315H3 Pe6

Uploaded by

Ejaz Mughal
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
319 views35 pages

V315H3 Pe6

Uploaded by

Ejaz Mughal
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 35

Global LCD Panel Exchange Center www.panelook.

com

PRODUCT SPECIFICATION

ϭ Tentative Specification
ϭ Preliminary Specification
Ϯ Approval Specification

MODEL NO.: V315H3


SUFFIX: PE6

Customer:

APPROVED BY SIGNATURE

Name / Title
Note

Please return 1 copy for your confirmation with your


signature and comments.

Approved By Checked By Prepared By

Chao-Chun Chung Vincent Chou Wayne Lin

Version 2.0 1 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
CONTENTS

REVISION HISTORY......................................................................................................................................................... 4

1. GENERAL DESCRIPTION............................................................................................................................................ 5
1.1 OVERVIEW .......................................................................................................................................................... 5
1.2 FEATURES .......................................................................................................................................................... 5
1.3 MECHANICAL SPECIFICATIONS ....................................................................................................................... 5

2. ABSOLUTE MAXIMUM RATINGS ................................................................................................................................ 6


2.1 ABSOLUTE RATINGS OF ENVIRONMENT........................................................................................................ 6
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)................................................................................6
2.3 ELECTRICAL ABSOLUTE RATINGS .................................................................................................................. 7
2.3.1 TFT OPEN CELL ....................................................................................................................................... 7

3. ELECTRICAL CHARACTERISTICS ............................................................................................................................. 8


3.1 TFT LCD Module .................................................................................................................................................. 8

4. BLOCK DIAGRAM OF INTERFACE ........................................................................................................................... 11


4.1 TFT LCD OPEN CELL ....................................................................................................................................... 11

5. INPUT TERMINAL PIN ASSIGNMENT ....................................................................................................................... 12


5.1 TFT LCD OPEN CELL INPUT............................................................................................................................ 12
5.2 BLOCK DIAGRAM OF INTERFACE .................................................................................................................. 15
5.3 LVDS INTERFACE ............................................................................................................................................. 17
5.4 COLOR DATA INPUT ASSIGNMENT ................................................................................................................ 18
5.5 FLICKER (Vcom) ADJUSTMENT ...................................................................................................................... 19

6. INTERFACE TIMING ................................................................................................................................................... 20


6.1 INPUT SIGNAL TIMING SPECIFICATIONS ...................................................................................................... 20
6.2 POWER ON/OFF SEQUENCE.......................................................................................................................... 23

OPTICAL CHARACTERISTICS ...................................................................................................................................... 24


7.1 TEST CONDITIONS........................................................................................................................................... 24
7.2 OPTICAL SPECIFICATIONS ............................................................................................................................. 25

8. PRECAUTIONS........................................................................................................................................................... 29
8.1 ASSEMBLY AND HANDLING PRECAUTIONS ................................................................................................. 29
8.2 SAFETY PRECAUTIONS .................................................................................................................................. 30

Version 2.0 2 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
9. DEFINITION OF LABELS............................................................................................................................................ 31
9.1 CMI MODULE LABEL ........................................................................................................................................ 31

10. PACKAGING.............................................................................................................................................................. 32
10.1 PACKAGING SPECIFICATIONS ..................................................................................................................... 32
10.2 PACKAGING METHOD.................................................................................................................................... 32

11. MECHANICAL CHARACTERISTIC........................................................................................................................... 34

Version 2.0 3 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
REVISION HISTORY
Version Date Page(New) Section Description
Ver. 2.0 Oct. 15, 2010 All All The approval specification was first issued.

Version 2.0 4 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V315H3-PE6 is a 31.5” TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product
supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The backlight unit is not built in.

1.2 FEATURES
CHARACTERISTICS ITEMS SPECIFICATIONS
Screen Diagonal [in] 31.5
Pixels [lines] 1920 ͪ 1080
Active Area [mm] 698.4(H) ͪ 392.85(V)
Sub-Pixel Pitch [mm] 0.12125(H) ͪ 0.36375(V)
Pixel Arrangement RGB vertical stripe
Weight [g] TYP. 1150g
Physical Size [mm] 712.89(W) ͪ 434.3(H) ͪ 1.79(D) Typ.
Display Mode Transmissive mode / Normallly black
Contrast Ratio 5000:1 Typ.
(Typical value measure at CMI’s module)
Glass thickness (Array / CF) [mm] 0.7 / 0.7
Viewing Angle (CR>20) +88/-88(H), +88/-88(V) Typ. (CRЊ20)
(Typical value measure at CMI’s module)
Color Chromaticity R = (0.652, 0.325)
G = (0.258, 0.586)
B = (0.134, 0.106)
W= (0.292, 0.337)
* Please refer to “color chromaticity” on p.24
Cell Transparency [%] ˇˁˇʸ
Polarizer Surface Treatment Anti-Glare coating (Haze 11%), Hard coating (3H)

1.3 MECHANICAL SPECIFICATIONS


Item Min. Typ. Max. Unit Note
Weight 1100 1150 1200 g -
The mounting inclination of the connector makes the
I/F connector mounting position (2)
screen center within ̈́ 0.5mm as the horizontal.
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Connector mounting position

+/- 0.5mm

Version 2.0 5 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Value
Item Symbol Unit Note
Min. Max.

Storage Temperature TST -20 +60 ºC (1)

Operating Ambient Temperature TOP 0 50 ºC (1), (2)

Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.

2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)


Recommended Storage Condition: With shipping package.
Recommended Storage temperature range: 25±5 _
Recommended Storage humidity range: 50±10%RH
Recommended Shelf life: a month

Version 2.0 6 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT OPEN CELL

Value
Item Symbol Unit Note
Min. Max.

Voltage for gate driver VGH -0.3 40 V

Voltage for gate driver VGL -20 0.3 V

Voltage range for gate driver VGH - VGL -0.3 43 V

Voltage for data diver VAA 12 18 V

Logic Input Voltage VIN -0.3 5 V

Version 2.0 7 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD Module
( Ta = 25 ± 2 ºC )

Value
Parameter Symbol Unit Note
Min. Typ. Max.

Power Supply Voltage VCC 10.8 12 13.2 V (1)

Rush Current IRUSH Ё Ё 2.8 A (2)

White Pattern Ё Ё 0.38 Ё A

Power Supply Current Black Pattern Ё Ё 0.3 0.39 A (3)

Horizontal Stripe Ё Ё 0.58 0.62 A


Differential Input High
VLVTH +100 Ё Ё mV
Threshold Voltage
Differential Input Low
VLVTL Ё Ё -100 mV
Threshold Voltage
LVDS
Common Input Voltage VCM 1.0 1.2 1.4 V (4)
interface
Differential input voltage
|VID| 200 Ё 600 mV
( single-end )
Terminating Resistor RT Ё 100 Ё ohm

Input High Threshold Voltage VIH 2.7 Ё 3.3 V


CMOS
interface
Input Low Threshold Voltage VIL 0 Ё 0.7 V

Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:

Version 2.0 8 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Vcc rising time is 470us

Vcc

0.9Vcc

0.1Vcc

GND
470us

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.

a. White Pattern b. Black Pattern

Active Area Active Area

c. Horizontal Pattern

Version 2.0 9 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (4) The LVDS input characteristics are as follows :

Version 2.0 10 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD OPEN CELL

Control board

SCAN DRIVER IC
ERX0(+/-)
TFT LCD PANEL
ERX1(+/-) (1920x3x1080)
ERX2(+/-)
(187059-51221(P-TWO))

ERX3(+/-)
(FI-RE51S-HF (JAE)) or
INPUT CONNECTOR

ECLK(+/-) TIMING
ORX0(+/-)
ORX1(+/-)
CONTROLLER
ORX2(+/-)
ORX3(+/-)
OCLK(+/-)
DATA DRIVER IC

SELLVDS
DC/DC CONVERTER &
ODSEL
REFERENCE VOLTAGE
Vcc
GND

Version 2.0 11 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD OPEN CELL INPUT
CNF1 Connector Pin Assignment
Pin Name Description Note
1 VCC +12V power supply
2 VCC +12V power supply
3 VCC +12V power supply
4 VCC +12V power supply
5 VCC +12V power supply
6 N.C. No Connection (2)
7 GND Ground
8 GND Ground
9 GND Ground
10 ORX0- Odd pixel Negative LVDS differential data input. Channel 0
11 ORX0+ Odd pixel Positive LVDS differential data input. Channel 0
(7)
12 ORX1- Odd pixel Negative LVDS differential data input. Channel 1
13 ORX1+ Odd pixel Positive LVDS differential data input. Channel 1
14 ORX2- Odd pixel Negative LVDS differential data input. Channel 2
15 ORX2+ Odd pixel Positive LVDS differential data input. Channel 2
16 GND Ground
17 OCLK- Odd pixel Negative LVDS differential clock input (7)
18 OCLK+ Odd pixel Positive LVDS differential clock input.
19 GND Ground
20 ORX3- Odd pixel Negative LVDS differential data input. Channel 3
(7)
21 ORX3+ Odd pixel Positive LVDS differential data input. Channel 3
22 N.C. No Connection
(2)
23 N.C. No Connection
24 GND Ground
25 ERX0- Even pixel Negative LVDS differential data input. Channel 0
26 ERX0+ Even pixel Positive LVDS differential data input. Channel 0
27 ERX1- Even pixel Negative LVDS differential data input. Channel 1
(7)
28 ERX1+ Even pixel Positive LVDS differential data input. Channel 1
29 ERX2- Even pixel Negative LVDS differential data input. Channel 2
30 ERX2+ Even pixel Positive LVDS differential data input. Channel 2
31 GND Ground
32 ECLK- Even pixel Negative LVDS differential clock input.
(7)
33 ECLK+ Even pixel Positive LVDS differential clock input.
34 GND Ground
35 ERX3- Even pixel Negative LVDS differential data input. Channel 3
(7)
36 ERX3+ Even pixel Positive LVDS differential data input. Channel 3
37 N.C. No Connection
(2)
38 N.C. No Connection
39 GND Ground
40 SCL EEPROM Serial Clock (for auto Vcom)
41 SDA EEPROM Serial Data (for auto Vcom)
42 N.C. No Connection (2)
EEPROM Write Protection (for auto Vcom)
43 WP
(0V~0.7V/Open→Disable, 2.7V~3.3V→Enable)
44 N.C. No Connection (2)
LVDS data format selection
45 SELLVDS (3)(5)
(2.7V~3.3V/Open→VESA, 0V~0.7V→JEIDA).
46 OD_SEL Overdriving lookup table selection (4)(6)

Version 2.0 12 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
47 N.C. No Connection
Do not need external clock when AGEN mode enabled.
48 TST_AGE (2)
Test aging (0V~0.7V/Open→Disable, 2.7V~3.3V→Enable)
49 N.C. No Connection
50 TCON_RDY T-CON ready output signal
51 N.C. No Connection (2)

Note (1) LVDS connector pin order defined as follows

Note (2) Reserved for internal use. Please leave it open.


Note (3) Low = Open or connect to GND: JEIDA Format, High = Connect to +3.3V: VESA Format.
Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the
frame rate to optimize image quality.
Low = Open or connect to GND, High = Connect to +3.3V
ODSEL Note
L or open Lookup table was optimized for 60 Hz frame rate.
H Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be
less than 1K Ohm. (R1 < 1K Ohm)

Version 2.0 13 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION

Note (6) ODSEL signal pin connected to the LCM side has the following diagram. R1 in the system side should
be less than 1K Ohm. (R1 < 1K Ohm)

Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and
the second pixel is even pixel
Note (8) The screw hole which is distant from the connector is merged with Ground

!
!
!
!
!
!
Version 2.0 14 DateΚ
Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
5.2 BLOCK DIAGRAM OF INTERFACE

ERx0+ 100Ө
100pF RxOUT
TxIN ERx0-
ER0-ER7 100Ө ER0-ER7
ERx1+ 100Ө
EG0-EG7 100pF
EG0-EG7
ERx1-
EB0-EB7 100Ө EB0-EB7
ERx2+ 100Ө
DE 100pF DE
ERx2-
100Ө
ERx3+ 100Ө OR0-OR7
OR0-OR7
100pF
OG0-OG7 ERx3- OG0-OG7
100Ө
OB0-OB7 OB0-OB7
ECLK+ 100Ө
DCLK PLL 100pF
PLL DCLK
ECLK-
100Ө
Host
Graphics Timing
Controller Controller
ORx0+ 100Ө
100pF
ORx0-
100Ө
ORx1+ 100Ө
100pF
ORx1-
100Ө
ORx2+ 100Ө
100pF
ORx2-
100Ө
ORx3+ 100Ө
100pF
ORx3-
100Ө

OCLK+ 100Ө
PLL OCLK-
100pF
PLL
100Ө

LVDS Transmitter
LVDS Receiver
THC63LVDM83A
(LVDF83A)

Version 2.0 15 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the
second pixel is even pixel.

Version 2.0 16 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
5.3 LVDS INTERFACE
VESA LVDS formatΚ(SELLVDS pin=H or open)
Current F\FOH

RXCLK̈́

ORX0̈́ G0 R5 R4 R3 R2 R1 R0

ORX1̈́ B1 B0 G5 G4 G3 G2 G1

ORX2̈́ DE VS HS B5 B4 B3 B2

ORX3̈́ RSVD B7 B6 G7 G6 R7 R6

G0 R5 R4 R3 R2 R1 R0
ERX0̈́

ERX1̈́ B1 B0 G5 G4 G3 G2 G1

ERX2̈́ DE VS HS B5 B4 B3 B2

ERX3̈́ RSVD B7 B6 G7 G6 R7 R6

JEDIA LVDS formatΚ(SELLVDS pin=L)

Current F\FOH

RXCLK̈́

ORX0̈́ G2 R7 R6 R5 R4 R3 R2

ORX1̈́ B3 B2 G7 G6 G5 G4 G3

ORX2̈́ DE VS HS B7 B6 B5 B4

ORX3̈́ RSVD B1 B0 G1 G0 R1 R0

G2 R7 R6 R5 R4 R3 R2
ERX0̈́
ERX1̈́ B3 B2 G7 G6 G5 G4 G3

ERX2̈́ DE VS HS B7 B6 B5 B4

ERX3̈́ RSVD B1 B0 G1 G0 R1 R0

R0~R7: Pixel R Data (7; MSB, 0; LSB)


G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
DCLK : Data clock signal
Notes: (1) RSVD (reserved) pins on the transmitter shall be “H” or “L”.

Version 2.0 17 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.
The higher the binary input, the brighter the color. The table below provides the assignment of the color versus
data input.
Data Signal
Color Red Green Blue
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0
Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Colors Cyan 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Magenta 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (1) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (2) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Red (253) 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red
Red (254) 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (255) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Green (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Green (253) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0
Green
Green (254) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
Green (255) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Blue (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Blue (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Blue (253) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1
Blue
Blue (254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0
Blue (255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0 18 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
5.5 FLICKER (Vcom) ADJUSTMENT
(1) Adjustment Pattern:
Sub-pixel on-off pattern was shown as below. If customer need below pattern, please directly contact with
Account FAE.
!

(2) Adjustment method: (Digital V-com)


Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools
to adjust Digital V-com.The detail connection and setting instruction, please directly contact with Account
FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com
adjustment in customer LCM line.
a. USB Sensor Board.
b. Programmable software.

Version 2.0 19 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC)
The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note


Fclkin
Frequency 60 74.25 80 MHz
(=1/TC)
Input cycle to
LVDS Trcl Ё Ё 200 ps (3)
cycle jitter
Receiver Spread spectrum
Clock Fclkin_mod Fclkin-2% Ё Fclkin+2% MHz
modulation range
(4)
Spread spectrum
FSSM Ё Ё 200 KHz
modulation frequency
LVDS Setup Time Tlvsu 600 Ё Ё ps
Receiver (5)
Data Hold Time Tlvhd 600 Ё Ё ps

Fr5 47 50 53 Hz
Frame Rate (6)
Fr6 57 60 63 Hz
Vertical
Active Total Tv 1090 1125 1480 Th Tv=Tvd+Tvb
Display
Term Display Tvd 1080 1080 1080 Th Ё

Blank Tvb 10 45 400 Th Ё

Total Th 1030 1100 1325 Tc Th=Thd+Thb


Horizontal
Active
Display Thd 960 960 960 Tc Ё
Display
Term
Blank Thb 70 140 365 Tc Ё

Note (1) ˣ˿˸˴̆˸ʳ̀˴˾˸ʳ̆̈̅˸ʳ̇˻˸ʳ̅˴́˺˸ʳ̂˹ʳ̃˼̋˸˿ʳ˶˿̂˶˾ʳ˻˴̆ʳ˹̂˿˿̂̊ʳ̇˻˸ʳ˵˸˿̂̊ʳ˸̄̈˴̇˼̂́Κʳ ʳ ʳ


˙˶˿˾˼́ʻ̀˴̋ʼʳ Њʳ ˙̅ˉʳ Ѽʳ ˧̉ʳ Ѽʳ ˧˻ʳ
˙̅ˈʳ Ѽʳ ˧̉ʳ Ѽʳ ˧˻ʳ Њʳ ˙˶˿˾˼́ʻ̀˼́ʼʳ
ʳ

Version 2.0 20 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (2) ˧˻˼̆ʳmodule is operated in DE only mode and please follow the input signal timing diagram belo̊Κʳ

Tv

Tvd
Tvb

DE
Th

DCLK

Tc
Thd
Thb
DE

DATA Valid display data ( 960 clocks)

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

Version 2.0 21 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

1T 3T 5T 7T 9T 11T 13T
14 14 14 14 14 14 14

Note (6) : (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information

Version 2.0 22 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
6.2 POWER ON/OFF SEQUENCE
(Ta = 25 ± 2 ºC)
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.

0.1VCC 0.1Vcc
0V

ЉT1Љ10ms
0.5Љ T1 T3
ЉT2Љ50ms

ЉT3Љ50ms

500ms ЉT4 T2 T4

VALID
LVDS Signals
0V
Power On P

ЉT7ЉT2

ЉT8ЉT3

T7 T8

Option Signals
(SELLVDS,OD_SEL)

Backlight (Recommended) 50% 50%


500msЉ ЉT 5
100msЉT6

T5 T6

Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 2.0 23 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS

Item Symbol Value Unit


o
Ambient Temperature Ta 25±2 C
Ambient Humidity Ha 50±10 %RH
Vertical Frame Rate Fr 60 Hz
Note (1) The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature
change during measuring in a windless room.

Note (2) The LCD module should be measured with CMI T-CON code and follow the T-CON spec.

Version 2.0 24 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown as below. The following items
should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol Condition Min. Typ. Max. Unit Note

Rcx 0.652 -
Red
Rcy 0.325 -

Gcx 0.258 -
Green θx=0°, θY =0°
Color Gcy 0.586 -
Viewing Angle at Normal Typ+0.03 (0)
Typ.-0.03
Chromaticity Bcx Direction -
Standard light source “C” 0.134
Blue
Bcy 0.106 -

Wcx 0.292 -
White
Wcy 0.337 -

Center Transmittance T% θx=0°, θY =0° - 4.4 % (1),(8)

Contrast Ratio CR with CMI module - (1),(3)


3500 5000
Gray to θx=0°, θY =0°
Response Time (VA) - 8.5 17 (1),(4)
gray with CMI Module@60Hz
θx=0°, θY =0°
White Variation δW - - 1.3 - (1),(6)
with CMI module
θx+ 80 88
Horizontal
Viewing θx- CR≥20 (VA) 80 88
Deg. (1),(2)
Angle with CMI module
θY+ 80 88
Vertical
θY- 80 88

Note (0) Light source is the standard light source ”C” which is defined by CIE and driving voltage are based on
suitable gamma voltages. The calculating method is as following:
1. Measure Module’s W,R,G,B spectrum and BLU’s spectrum. Which BLU (for V315H1-L01) is supplied
by CMI.
2. Calculate cell’s spectrum.
3. Calculate cell’s chromaticity by using the spectrum of standard light source “C”.

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma
voltages.

Version 2.0 25 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (2) Definition of Viewing Angle (θx, θy):
Viewing angles are measured by Autronic Conoscope Cono-80 ( or Eldim EZ-Contrast 160R )

Normal
θx = θy = 0º

θy- θy+

θX- = 90º x- 12 o’clock direction


y+
θx− θy+ = 90º
θx+

6 o’clock
y- x+ θX+ = 90º
θy- = 90º

Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.
Surface Luminance of L255
Contrast Ratio (CR) =
Surface Luminance of L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (4) Definition of Gray-to-Gray Switching Time:

100%
90%

Optical
Response
10%
0%

Time
Gray to gray Gray to gray
switching time switching time

The driving signal means the signal of Gray 0, 31, 63, 95, 127, 159, 191, 223, 255.
Gray to gray average time means the average switching time of Gray 0, 31, 63, 95, 127, 159, 191,
223, 255. to each other.

Version 2.0 26 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (5) Definition of Response Time (TR, TF):

Gray Level 255 Gray Level 255

100%
90%

Optical
Gray Level 0
Response
10%
0%

Time
TR TF

Note (6) Definition of White Variation (δW):


Measure the luminance of gray level 255 at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

Note (7) Definition of White Variation (δW):


Measure the luminance of gray level 255 at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
[Dino Hint: SEC and AUO are 9 points and the test point distance is W/6]

Horizontal Line

1
Vertical Line

W 5 : Test Point

X=1 to 5

Active Area

Version 2.0 27 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
Note (8) Definition of Transmittance (T%) :
Measure the luminance of gray level 255 at center point of LCD module.
Luminance of LCD module
Transmittance (T%) = × 100% PRECAUTIONS
Luminance of backligh unit

Version 2.0 28 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.
[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The
dust and oil may cause electrical short or worsen the polarizer.
[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips.
[ 5 ] The distance between COF edge and rib of BLU must bigger than 5mm. This can prevent the damage of
COF when assemble the module.
[ 6 ] Do not design sharp-pointed structure / parting line / tooling gate on the COF position of plastic parts,
because the burr will scrape the COF.
[ 7 ] If COF would bended to assemble in the module. Do not put the IC location on the bending corner of COF.
[ 8 ] The gap between COF IC and any structure of BLU must bigger than 2mm. This can prevent the damage of
COF IC
[ 9 ] Bezel opening must have no burr. Burr will scrape the panel surface.
[ 10 ] Bezel of module and bezel of set can not press or touch the panel surface. It will make light leakage or
scrape.
[ 11 ] When module used FFC / FPC, but no FFC / FPC to be attached in the open cell. Customer can refer the
FFC / FPC drawing and buy it by self.
[ 12 ] The gap between Panel and any structure of Bezel must bigger than 2mm. This can prevent the damage of
Panel.
[ 13 ] Do not plug in or pull out the I/F connector while the module is in operation.
[ 14 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily
scratched.
[ 15 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.
[ 16 ] When storing modules as spares for a long time, the following precaution is necessary.
[ 16.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly
recommended to store the module with temperature from 0 to 35_at normal humidity without
condensation.
[ 16.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
[ 17 ] When ambient temperature is lower than 10ºC, the display quality might be reduced.
[ 18 ] The peeling strength of COF is 200gf/cm.
[ 19 ] During module assembly process, the static electricity around the environment should be less than 300V.

Version 2.0 29 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
8.2 SAFETY PRECAUTIONS
[1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
[2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of
contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
[3] After the module’s end of life, it is not harmful in case of normal operation and storage.

Version 2.0 30 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
9. DEFINITION OF LABELS
9.1 CMI MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

CHI MEI E207943


OPTOELECTRONICS V315H3 –PE6 Rev. XX MADE IN TAIWAN

GEMN
XXXXXXXYMDLNNNN RoHS

CHI MEI
OPTOELECTRONICS V315H3 –PE6 Rev. XX MADE IN CHINA
LEOO(or CAPG or CANO)
XXXXXXXYMDLNNNN
RoHS

Model Name: V315H3-PE6


Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
Serial ID: X X X X X X X Y M D L N N N N

Serial No.

Product Line

Year, Month, Date

CMI Internal Use

CMI Internal Use

Revision

CMI Internal Use


Serial ID includes the information as below:
Manufactured Date:
Year: 2010=0, 2011=1,2012=2…etc.
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.
Revision Code: Cover all the change
Serial No.: Manufacturing sequence of product
Product Line: 1 -> Line1, 2 -> Line 2, …etc.

Version 2.0 31 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
10. PACKAGING
10.1 PACKAGING SPECIFICATIONS
(1) 18 LCD TV Panels / 1 Box
(2) Box dimensions : 970 (L) X 640 (W) X 319 (H)
(3) Weight : approximately 36Kg ( 18 panels per box)

10.2 PACKAGING METHOD


Figures 10-1 and 10-2 are the packing method

Cushion(Spacer) 4 pcs Dryer

Top layer for empty tray


panel

Tape

Cushion(EPE Board )

PP Board

Tray
Bag

Figure.10-1 packing method

Version 2.0 32 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION

Figure.10-2 packing method

Version 2.0 33 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION
11. MECHANICAL CHARACTERISTIC

Version 2.0 34 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com

PRODUCT SPECIFICATION

Version 2.0 35 DateΚ


Κ15 Oct. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

You might also like