Sec C Differential Amplifier
Sec C Differential Amplifier
1
Differential amplifiers
Classification of closed loop differential amplifier with negative
feedback according to the no. of op-amp used. That is,
1.Differential amplifier with one op-amp
2.Differential amplifier with two op-amp
2
Differential amplifier with one op-amp
3
• Differential amplifier operated in 3 different
modes:
1) Single ended mode: when input signal is applied to only one of the two
input terminals i.e. either of the two input is zero, then differential amp will
be in single ended mode. In this mode,diff amp will act either as an inverting
or non inverting amplifier depending on whether the signal is applied to the
inverting or non inverting.
3) Common mode: In this mode the two input signals are same in magnitude
as well as in phase at every instant of time. So Vx-Vy=0 and Vo=0
4
Emitter coupled logic
• Differential amplifier is basic block of analog
circuit.
• It is the input stage of virtually every opamp,
and basis of high speed digital logic circuit
family, called emitter coupled logic.
• Differential amplifier, amplifies the difference
between two input signals.
5
Emitter-coupled differential pair
The emitter-coupled differential pair is a very
important circuit that is used in many bipolar
analog integrated circuits.
The circuit is shown in the figure and the two
transistors are assumed identical. The current
source IEE is typically implemented as a current
source circuit.
The input voltages vi1 and vi2 can be
considered to be composed of a differential
signal vid and a common mode signal vicm
defined below:
Q1 and Q2 in remain in forward bias.
vid vi1 vi 2
vicm 1 / 2(vi1 vi 2 )
Differential output voltage is defined as
vod vo1 vo 2 ,
since vo1 VCC RC iC1 , vo 2 VCC RC iC 2
so vod RC (iC 2 iC1 )
Offsets:
Input offset voltage (VOS(in)) : It is equal to the output offset voltage divided
by the differential voltage gain - VOS = (VOS(out) / AVD)
10
Input-Offset Voltage
Input offset voltage Vio is the differential input
voltage that exists between two input terminals
of an op-amp without any external inputs
applied.
Or in other words, it is the amount of input
voltage that should be applied between two
input terminals in order to force the output
voltage to zero.
The input-offset voltage (labeled Vio in the
figure at the left) can be positive or negative and
is usually small (anywhere from 1 uV to 10 mV)
11
Input-Offset Voltage Effect on Output Voltage
12
Output-Offset Voltage and Nulling Out Offset
• A parameter called the output-offset voltage
may be used to represent the internal
imbalance of an op-amp, rather than the input-
offset voltage
– The output-offset voltage is defined as the
measured output voltage when the input
terminals are shorted together, as shown
at the left-top fig.
13
Non-zero Input Bias Currents
• In practice op-amps do not actually have zero
input currents, but rather have very small input
currents labeled I+ and I- in the figure at the left
– Modeled as internal current sources inside op-
amp
– I+ and I- are both the same polarity
15
Common-Mode Operation
• Same voltage source is applied +
at both terminals
• Ideally, two input are equally
V o
amplified
• Output voltage is ideally zero V i ~
due to differential voltage is
zero
• Practically, a small output
signal can still be measured
Note for differential circuits:
Opposite inputs : highly amplified
Common inputs : slightly amplified
Common-Mode Rejection
16
Finite Common-Mode Rejection Ratio
(CMRR)
A(or Adm) = differential-mode gain
Acm = common-mode gain
vid = differential-mode input voltage
vic = common-mode input voltage
v v
v v id v v id
1 ic 2 2 ic 2
A real amplifier responds to signal An ideal amplifier has Acm = 0, but for a
common to both inputs, called the real amplifier,
common-mode input voltage (vic).
Acm v v
In general, vo A v ic A v ic
dm id A
dm id CMRR
v v dm
vo A (v v ) Acm 1 2 A
dm 1 2 2
CMRR dm
vo A (v ) Acm(v ) Acm
dm id ic
and CMRR(dB) 20log (CMRR)
10
17
Finite Common-Mode Rejection Ratio:
Example
• Problem: Find output voltage error introduced by finite CMRR.
• Given Data: Adm= 2500, CMRR = 80 dB, v1 = 5.001 V, v2 = 4.999 V
• Assumptions: Op amp is ideal, except for CMRR. Here, a CMRR in dB of
80 dB corresponds to a CMRR of 104.
• Analysis: v 5.001V 4.999V
id
v 5.001V 4.999V 5.000V
ic 2
v
5.000
vo A v
ic 25000.002
V 6.25V
dm id CMRR
104
In the " ideal" case, vo A v 5.00 V
dm id
6.255.00
% output error 100% 25%
5.00
The output error introduced by finite CMRR is 25% of the expected ideal
output.
18
CMRR Example
What is the CMRR?
100V + 100V +
80600V 60700V
20V 40V
Solution :
19