Scribd
Upload
102 views

DLCA QB

Dlcoa question bank

Uploaded by

Nouman
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
102 views

DLCA QB

Dlcoa question bank

Uploaded by

Nouman
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

MUMBAI UNIVERSITY STUDENTS ASSOCIAATION (MUSA)

QUESTION BANK ON DLCOA


S.E SEM-III BRANCH: COMPS/AIML/CSE DS FOR WINTER SESSION – NOVEMBER 2024
Q.1) Explain Flynn’s Classification in details.

Q.2) Draw and explain 4 stage instruction pipelining and briefly describe the hazards associated
with it.

Q.3) What is bus arbitration? Describe various Bus arbitration methos or techniques.

Q.4) Explain different addressing modes.

Q.5) Describe the detailed Von-Neuman model with a neat block diagram.

Q.6) List and Explain characteristics of memory.

Q.7) Draw and explain the concept of microprogrammed control unit with their advantages and
disadvantages.

Q.8) Design Hardwired control unit using state-table and Delay-elements methods with their
advantages and disadvantages of Hardwired control unit.

Q.9) Draw the single and double precision format for representing floating point number using IEEE
754 standards and explain the various fields.

Q.10) Draw and explain Microinstruction sequencing organization.

Q.10) Explain with suitable diagram, Why DRAM cell required refreshing in computer System.

Q.11) What is Pipeline hazards? Give the types of pipeline hazards.

Q.12) Explain different memory mapping techniques.

Q.13) Explain in detail Cache coherence.

Q.14) Design a Full adder using Half adder and additional gates. Give its truth table.

Q.15) Draw basic organization of computer and explain its block level functional units.

Q.16) Draw logic circuit diagram for Master slave J-K flip-flop with PRESET and CLEAR inputs using
NAND gates. Give its truth table and logic symbol diagram.

Q.17) Explain how NAND gate can be used a Universal logic gate. Give appropriate example for how
it can be used to implement other logic gates.

Q.18) Differentiate between the following:

i) Hardwired control unit and Microprogrammed control unit


ii)Computer organization and computer architecture

iii) SRAM and DRAM

Q.19) Write a short note on:

i) Encoder and Decoder

ii) Interleaved and Associative memory.

iii) SR flip flop

iv)Grey code, BCD, Excess-3 code with example

Numerical

Q.1) Convert following numbers to IEEE 64-bit OR IEEE 754 Standard of Single and Double
precision format.

Q.2) Multiply the following number using booths multiplication algorithm.

Q.3) Draw the flowchart of Non-Restoring division algorithm and perform following operation.

Q.4) Addressing mode of processor.

Q.5) Conversion of: Binary, octal, decimal, hexadecimal, codes and Boolean algebra (Most imp)

Q.6) Numerical on cache memory.

ALL THE BEST

You might also like