0% found this document useful (0 votes)
21 views6 pages

Instruction 20241126 075628 0000

Uploaded by

vanshikamalik798
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
21 views6 pages

Instruction 20241126 075628 0000

Uploaded by

vanshikamalik798
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

INSTRUCTION

CYCLE
PRESENTED BY:
ROHIT SHANKAR(23001003103)
SHASHANK(23001003116)
Vivek (23001003136)
INSTRUCTION CYCLE
A Program residing in the memory unit of computer consists a
sequence of instructions.The propgram is executed in the
computer by going through the a cycle for each instruction.
The processing involed in the execution of a single instruction
is termed as the Instruction cycle.
Each instruction cycle is in turn subdivided
into a sequence of subcycles or phases.

In basic computer each instruction cycle consists of the


following phases

1. Fetch the instruction from the memory.


2. Decode the Instruction
3. Read the effective address from the memory
if the instruction has an indirect address
4. Execute the instruction
BLOCK
DIAGRAM OF
INSTRUCTION
CYCLE
FETCH CYCLE
The address of the next instruction to execute is in the program counter (Pc) at the beginning of the fetch cycle

Step-1The address in the program counter is transferred to the memory address register(MAR).

Step -2 The address in mar is put on the address bus now a read order is provided by the control unit on the control bus and the result
appears on the data bus is then copied into the memory buffer register . Program counter is incremented by one to get ready for the
next instruction. these two work can be carried out simultaneously to save time.

Step -3 The content of the MAR is moved to the instruction register(IR).


T1:MAR Pc
T2:MB2 memory
Pc Pc,+1
T3: IR MBR
step -4 T3 :decision whether- memory reference\input output reference\ register
THANK YOU

You might also like