0% found this document useful (0 votes)
69 views14 pages

RKV_mid papers

Mid papers

Uploaded by

iamsilentperson
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0% found this document useful (0 votes)
69 views14 pages

RKV_mid papers

Mid papers

Uploaded by

iamsilentperson
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 14
RGUKT RKC Valley (Iduputapaya) Rajiv Gandhi University of Knowledge Technologies: Andhra Pradesh Aendembe env 2024 ~ 28: AMM Semest YearitNGG3 ‘Vimes60 Minutes 3X5 Marks= 15 3 questions from ench set Ive tA, “Bag two sub-questions ‘The Question Paper Conalsts of 6 questions. Ench Question Carries § Marks nnd may. 1, Consider a random binary sequence where bits are statistically independent and equally likely. Determine the power spectral density for NRZ polar format i.e, a positive pulse is transmitted for symbol | ; and a negative pulse for symbol 0 with symbol period T._ a OR 2. What is Matched Filter Receiver? Show that Matched filter m; aximizes the output Signal — to — noise Ratio. 3. a) Using the Gram-Schmidt orthogonalization procedure, find a set of orthonormal basis functions to represent the three signals s) (1), 59 (0), and 53 (t) shown in below figure, (4M) b) Express each of these signals in terms of the found in part (a). : set of basis functions aw on 4. Explain about Maximum = likelihood Detector. 5 2Axplain about Binary Amplitude Shift Keying (BASK) using C Coherent detection. Find the average probability of symbol error, 6. The signal component of aPSk detection is de: 51) = Ak sin(2nft) + A, where 0 differences between Von- Neumann and Harward Ai lectures [3M] Rajiv Gandhi University of Knowledge Technologies- Andhra Pradesh INT RK Valley (Idupulapaya) Academic Year 2024 - 25: Semester I Mid Assessment Test-2 Electronies& Communication Engineering 20EC3103-Computer Organization and Architecture (COA) (R20 Batch) Date of Examination: 02-10-2024|F.N] Max Marks: 15 Year: ENGG-3 Time: 60 Minutes 3X5 Marks= The Question Paper consists of 3 units. Answer one full question from each unit. Each Question Carries 5 Marks and may have ‘A’, ‘B’ as two sub-questions - Describe data path Multi-cycle Implementation scheme with suitable example? [SM] OR 2.Explain the Data path and Control of operation with circuit diagram. {SM} a 3.Discus the Digital Design Using a Hardware Design Languageand give suitable example? [SM] OR 4. Illustrate a multiple clock cycle pipeline diagram of S instructions {5 M] 5.Give the difference between hardwired and micro programed control unit [SM] OR 6.(A) ExplainData Hazards and Stalls with suitable Diagram. [2M] (B) With help of diagram explain Instructions being executed using the single Cycle data path assuming pipelined execution [3M] RGUKT RK Valley (Idupulapaya) iv Gandhi University of Knowledge Technologies - Andhra Pradesh Academic Year 2022 - 2: Semester 1 Mid Semester Test-3 Electronics and Communication Engineering 20EC3103- Computer Architecture and Organization R20 Batch & Regular Mode of Examin: s Date of Examination: 07 Nov, 2024[F.N] Max Marks: 15 Answer any three of the following by choo: ing one question from each section. Zach question carries 5 marks. 3X5 Marks=15 1. Explain the structure of Memory Hierarchy. OR 2. Write notes on fully associative mapping function related to cache memory. 3. Describe the different RAID levels including RAID 1, RAID 3, RAID 5 & RAID 6 . Write the Advantages, Disadvantages. OR 4. State the below statements is TRUE or FALSE also write its explanation i) Statement 1: I/O devices have varying data transfer rates. Statement 2: Hence, increasing the speed of the CPU will always result in better _ overall performance. Statement 1: Direct Memory Access (DMA) allows ii) devices to communicate directly with memory. Statement 2: Thus, it requires more CPU cycles for data transfers. an iii) Statement 1: Asynchronous 1/0 allows the CPU to continue processing while waiting for an 1/0 operation to complete. Statement 2: Thus, it enhances multitasking capabilities in operating systems. 5. Consider a reference string 4, 2, 3, 4, 1,3, 2,4, 3,1 having page frame count of 3. Write the comparison between FIFO and LRU for the above reference string. OR 6. a) Draw a block diagram showing the CPU, the interface & the I/O device together with the pertinent interconnections among all the three units. b) Draw a timing diagram for the Handshaking transfer. c) Define Reliability. RGUKT RK Valley (Idupulapaya) ersity of Knowledge Technologies- Andhra Pradesh Academie Year 2024-25: Semester 1 Mid Semester Test-1 onics and communication Engineering Computer Networks a, 220 Batchts Regular Mode of Examinations Year:ENGG-3 Date of Examination:12-08-2024(A.N) ‘Time:60 Minutes Max Marks:15 Rajiv Gandhi Univ Electr 3x5 = 15M Answer any 3 questions by nsists of 6 questions. ion from each set ‘The Question Paper co choosing one questi rn 1.Explain about Guided transmission media in computer networks ? : (or) 2. Discuss about functions of each in OSI reference model 3. What is Protocol? Discuss about the features of LAN, MAN, WAN on 4. What is IEEE 802.3? Draw and explain frame format of IEEE 802.3 5. Discuss about the implementations of standard Ethernet in physical layer (or) 6. Define Bluetooth and explai Plain the archi . Bluetooth and draw the frame format itectures in Rajiv Gandhi University of Knowledge Tech nologies- Andhra Pradesh Academic Year 2024 ~ 25: Semester 1 Mid Semester Test-It Electronics and Communication Engineering Computer Networks R20 Batch ECE Year: ENGG-3 Date of Examination: 01-Oct, 2024[A.N] Time? 45min, Max Marks: 15 The Question Paper consists of 6 questions with internal choice Answer any 3 questions from each set Each Question Carries 5 Marks 3X5 Marks= 15 tek 1. Define Hamming Distance? Explain hamming code with encoder and decoder structure ? (5M) (OR) 2. Explain about the simplest protocol and stop and wait protocol with necessary sketches . (SM) 3. Define Vulnerable time ? Explain Pure Aloha Protocol with necessary sketches and Flowcharts . (SM) (OR) 4. Define Address Space ? Explain about the Classful eee Ne detail. 5. Explain about the two loop instability and three instability wnoM) necessary sketches ¢ (OR) 6. Explain about the Circuit Switched network with necessary 1 Rajiv Gandhi University of Knowledge 'Leg) ‘i y SMologies- Andhra P; Acatlemie Yeur 2024 He Mid SemesterTegtqy | Electronics and Communication Ks Computer Networks R20 Bateh ECE Year: ENGG-3 Date of Examination:06-11-2024[A.N| Max Marl radesh gineering Time: The Question Paper consists of 6 questions with internal choice Answer any 3.questions from cach set Each Question Carries 5 Marks 3X5 Marks= 15 1. Explain about the User Data Gram Protocol (SM) (OR) 2. Explain about the A TCP Connection with necessary sketches . (5M) 3. Explain about the Closed loop congestion control methods with necessary sketches . (5M) (OR) 4. Explain about Terminal Network(TELNET) with necessary (5M). Sketches about the File Transfer Protocol with necessary 5, Explain (5M), Sketches \ (OR) A Documents with necessary sketches Explain about the Web 7 _ (5M).

You might also like