0% found this document useful (0 votes)
15 views

embeded2021cs

Question paper

Uploaded by

Jayanth C V
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views

embeded2021cs

Question paper

Uploaded by

Jayanth C V
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

August-2021PG Examinations

USN
18MCS1A1
®
RV COLLEGE OF ENGINEERING
(An Autonomous Institution affiliated to VTU, Belagavi)
I Semester Master of Technology (Communication Systems)
ADVANCED EMBEDDED SYSTEMS DESIGN (ELECTIVE)
Time: 03 Hours MaximumMarks: 100
Instructions to candidates:
1. Each unit consists of two questions of 20 marks each.
2. Answer FIVE full questions selecting one from each unit.

UNIT-1

1 a Write the block diagram of embedded system. Explain briefly. 06


b What are hardware accelerators? Illustrate the advantages of the
same with suitable examples. 06
c Perform capacity planning for a two-level memory hierarchy system.
The first level  is a cache with three capacity choices 64 Kbytes,
128 Kbytes and 256 Kbytes. The second level  is a main memory
with a   capacity. Let  and  be the cost per byte and  and
  access times for  and  respectively. Assume   and  
. The cache hit ratios for the three capacities are assumed to be
0.7, 0.9 and 0.98 respectively.
i. What is the average access time ta in terms of   in the three
cache designs?
ii. Express the average byte cost of the entire memory hierarchy if
iii.  .
iv. Compare the three memory designs and indicate the order of merit in
terms of average costs and average access times respectively.
Choose the optimal design based on the product of average cost &
average access times. 08

OR

2 a Differentiate between reactive and real time systems with suitable


examples. 06
b Highlight the importance of cache in embedded systems. Show cache
organization and explain briefly. 06
c What is sequential program model? Explain with suitable example. 08

UNIT-2

3 a Given a timer structure as shown in figure below and clock frequency


of  MHz.
i. Determine its range and resolution.
ii. Calculate the terminal count value required to measure 5ms
intervals.
iii. If pre scalar is added, what is the minimum division needed to
measure an interval 150ms?

06
b A particular motor operates at 10rpm when its controlling input
voltage is 3.7V. Assume, that you are using microcontroller with PWM
whose output port can be set high (5V) and low (0V).
i. Compute the duty cycle necessary to obtain 10 rpm.
ii. Provide the values for pulse width and period that achieve
duty cycle. 06
c Describe the operation of watch dog timer with suitable diagram.
Calculate the timer count value to generate watch dog reset at
interval of  for clock of . 08

OR

4 a Differentiate between synchronous and asynchronous serial


communication with examples. 04
b Describe any four parameters to be considered while selecting RAM
for an application. 06
c Given an analog input voltage range from 0 to 5V, and a 12-bit digital
encoding, calculate the correct encoding 1.2V and then trace the
successive approximation approach to find the correct encoding. 10

UNIT-3

5 a A memory system is needed in a new design to support a small


amount of data storage outside of the processor. The design is to be
based on    SRAM organized as   .
i. Provide high level block diagram for such an interface.
ii. Provide a high-level timing diagram for the interface to the
SRAM from the MPU, assuming separate address and data
buses are available. Define any control signals may be
necessary.
iii. Design the interface based on timing diagram. 10
b Design a reset circuit to provide active high and manual reset. 04
c Describe addressing scheme followed in I2C. 06

OR

6 a What is memory map? Explain with an example. 06


b What is bus arbitration? Describe the method followed in I2C to
resolve bus contention with suitable diagrams. 06
c Write a diagram to show connection of MCU with slaves using SPI
interface. Explain different control signals. 08

UNIT-4

7 a Describe with suitable statements, advantages of programming in


assembly languages. 06
b Mention any two MISRA C guidelines to be followed while developing
application code. 04
c Differentiate between board support library and chip support library. 04
d Design an interface to connect push button and LED to MCU. Write
pseudo code to toggle LED on button press event. 06
OR

8 a Mention different program development tools. Explain briefly. 06


b What is activity synchronization? Describe different APIs of RL-RTX to
synchronize activities in an application code. 08
c Perform the complexity analysis of the code segment given below:
int j, k, sum=0;
for(j=0; j<N; j++)
for(k=0; k<j; k++)
sum+=k*j;
for(i=0; i<N; i++)
sum=sum-i; 06

UNIT-5

9 a What are message queues? Mention different parameters to be


initialized while creating message queues. Write a program to
demonstrate creation and usage of POSIX message queues. 12
b Write a program to create multiple tasks and demonstrate concurrent
execution using RL-RTX kernel. 08

OR

10 a Write a program to demonstrate the usage of mutex to synchronize


the accessing of a resource. 10
b With suitable examples, illustrate the advantages of using
FPGAs/PSoCs in embedded computing devices. 06
c Describe kernel service and Kernel object. 04

You might also like