Scribd
Upload
27 views2 pages

CSE 1326 Lab CourseSyllabus and Outline TSh

Uploaded by

mohialmahmudnadeem2192
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
27 views2 pages

CSE 1326 Lab CourseSyllabus and Outline TSh

Uploaded by

mohialmahmudnadeem2192
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

UNITED INTERNATIONAL UNIVERSITY

Department of Computer Science and Engineering (CSE)


Course Syllabus

1 Course Title Digital Logic Design Laboratory


2 Course Code CSE 1326

3 Trimester and Year Spring, 2024


4 Pre-requisites None
5 Credit Hours 1
6 Section L, N
7 Class Hours

8 Class Room
9 Instructor’s Name Tamanna Shermin
10 Email [email protected]

11 Office 637

12 Contact no. 01608590216 (Emergency calls only)

13 Counseling Hours Will be uploaded later on Lms


14 Text Book Logic and Computer Design Fundamentals. M. Morris Mano and Charles R. Kime,
5th Edition.
15 Reference None
16 Course Contents Laboratory work based on CSE 1325
(approved by UGC)
17 Teaching Methods Lecture, Laboratory exercise, and reports.

18 CO with Assessment
Methods CO Assessment Method (%)
- Attendance 10%
CO1, CO2, CO3 Class Performance 20%
- Report 10%
Setup Test 20%
CO1 Mid Term/Viva 15%
CO2 Final Exam 25%
19 Lab Outline

Class Topics/Assignments COs Lab Outcomes/Activities


Identify the Basic Gates (AND, OR, Able to identify the Basic Gates (AND, OR,
CO1,
Lab1 NOT) and some other Gates (NOR, NOT) and some other Gates (NOR, NAND,
CO3
NAND, XOR, XNOR). XOR, XNOR).
Simplify and implement functions CO1, Able to simplify and implement functions
Lab2
with necessary gates. CO3 with necessary gates.
Implement a 3-bit Binary-to-gray
CO1, Able to implement a 3-bit Binary-to-gray code
Lab3 code convertor circuit with required
CO3 convertor circuit with required gates.
gates.
CO1,
Lab4 Implement Full Adder circuits Able to implement multiple-bit Full Adders.
CO3
Implement functions using a decoder CO1, Able to implement functions using a decoder
Lab5
and gates. CO3 and gates.
Implement functions using CO1, Able to implement functions using
Lab6
multiplexers. CO3 multiplexers.
Week 7: MIDTERM VIVA/QUIZ
CO2,
Lab7 Implement registers. (Week 7) Able to implement registers.
CO3
Lab8 Implement Ripple Counters. CO2, Able to implement Ripple Counter.
CO3
Implement Arbitrary Synchronous CO2, Able to implement Arbitrary Synchronous
Lab9 CO3
Counters. Counters.
Implement a sequence recognizer CO2,
Lab10 CO3 Able to implement sequence recognizers.
‘1011’
Week 11: SETUP TEST

Week 12: FINAL QUIZ

Appendix 1: Assessment Methods

Assessment Types Marks


Attendance 10%
Class Performance 20%
Report 10%
Setup test/ Presentation (on Project) 20%
Mid Term (Viva) 15%
Final Exam 25%

Regarding Evaluation Methods:

1. During each lab session, your group will receive specific tasks that must be completed
within the allotted time. Groups successfully completing their tasks on time will achieve the
highest marks for their in-class performance that day.

2. The term "setup test" entails solving a problem utilizing either hardware or software.

3. The midterm assessment may consist of either a viva voce examination, a written
examination, or both.

4. Ensure that lab reports are submitted within the stipulated deadline, as any late
submissions will not be considered for evaluation.

You might also like