Field Effect Transistor
Field Effect Transistor
❖ FET :
• It is a three terminal semiconducting device.
• It is a type of transistor which uses an electric filed to control flow of
current in semiconductor.
• It is also known as unipolar transistor (single carrier type operation).
• The FETs are either electrons (-) or holes (+) when they are in
operation.
• FETs control the flow of current by the application of a voltage to the
gate, which in turn alters the conductivity between the drain and source.
• All the forms of FET have high input impedance.
• A field-effect transistor’s terminals have applied a voltage through
which conductivity is regulated.
• The voltage that was applied to the gate creates an electric field in the
device which causes repulsion and attraction to charges that are carried
amid the two terminals.
• The conductivity is also affected due to the density of those charge
carriers.
154_Shivam Pawar_N1
❖ Types of FET :
There are two main types of field effect transistor are as
follow :
1. Junction field effect transisito (JFET)
2. Metal oxide semiconductor field effect transistor (MOSFET).
❖ JFET :
• JFETs are voltage-controlled devices.
• In JFET, the current flow is due to the majority of charge carriers.
• JFETs are unidirectional.
• The current conduction is controlled by means of an electric field
between the gate electrode and the conduction channel.
❖ Construction :
• It consists of an n – type silicon bar forming the conduction channel for
the charge carriers.
• The pn – junction forming diodes are connected internally and a
common terminal called GATE is taken out from the p - Region.
• The other two terminals viz.
• Source and Drain are taken out from the bar.
▪ P channel JFET :
• It consists of a p – type silicon bar forming the conduction channel for
the charge carriers.
• The pn – junction forming diodes are connected internally and a
common terminal called GATE is taken out from the n - Region.
• The other two terminals viz.
• Source and Drain are taken out from the bar.
154_Shivam Pawar_N1
❖ Working :
• Case-i:
• When a voltage VDS is applied between drain and source terminals and
voltage on the gate is zero.
• The two pn junctions at the sides of the bar establish depletion layers.
• The electrons will flow from source to drain through a channel between
the depletion layers.
• The size of the depletion layers determines the width of the channel and
hence current conduction through the bar.
• Case ii :
• When a reverse voltage VGS is applied between gate and source
terminals.
• the width of depletion layer is increased.
• This reduces the width of conducting channel, thereby increasing the
resistance of n-type bar.
• the current from source to drain is decreased.
• when the reverse bias on the gate is decreased, the width of the
depletion layer also decreases.
• This increases the width of the conducting channel and hence source to
drain current.
❖ Symbol : JFET
• N channel :
154_Shivam Pawar_N1
• P channel :
❖ Characteristics of JFET :
▪ Output V-I characteristics:
154_Shivam Pawar_N1
▪ Drain source voltage :
▪ Transfer characteristics :
154_Shivam Pawar_N1
❖ FET Parameters :
▪ Gate Cut Off Voltage(VGS(off)): After a certain gate to source voltage
(VGS), the drain current ID becomes zero. This voltage is known as Cut
Off Gate Voltage (VGS(off)).
▪ Shorted Gate Drain Current (IDSS): This is the maximum drain current
that can flow through the channel when the gate terminal is in ground
potential.
▪ Pinch off voltage(VP): It is the minimum drain-source voltage at which
the drain current becomes constant.
▪ Transconductance(gm): Transconductance is the ratio of change in drain
current (δID) to change in the gate to source voltage (δVGS) at a constant
drain to source voltage (VDS = Constant).
▪ This is the ratio of change of drain to source voltage (δVDS) to the change
of drain current (δID) at a constant gate to source voltage (VGS =
Constant). The ratio is denoted as rd.
❖ FET Terminal :
▪ Source :
• The Source terminal FET is the one through which the carriers enter
the channel.
• The Source terminal can be designated as S.
• The current entering the channel at Source terminal is indicated as Is.
154_Shivam Pawar_N1
▪ Gate :
• The Drain terminal in a FET is the one through which the carriers leave
the channel.
• The Drain to Source voltage is designated as VDS.
• The Drain terminal can be designated as D.
• The current leaving the channel at Drain terminal is indicated as ID.
MOSFET
❖ MOSFET :
• MOSFET stands forMetal Oxide Silicon Field Effect Transistors
• MOSFETs are electronic devices used to switch or amplify
voltages in circuits.
• The MOSFET are invented to overcome the disadvantages posed
by FETs, such as the slow operation, high drain resistance, and
moderate input impedance.
• It is a current controlled device and is constructed by three
terminals.
• The terminals of MOSFET are named as follows:
➢ Source
➢ Gate
➢ Drain
➢ Body
154_Shivam Pawar_N1
❖ Construction of MOSFET :
154_Shivam Pawar_N1
❖ Working of MOSFET :
154_Shivam Pawar_N1