micrf218
micrf218
Typical Application
Y1
9.8131MHz
ANT
PCB Pattern
U1 MICRF218AYQS
1 16
C2 RO1 RO2
2 15
1.5pF 50V GNDRF NC
3 14
ANT RSSI RSSI
4 13
GNDRF CAGC
5 12
+3V VDD CTH
L1 C1 L2 6
IF_BW SEL1 11
39nH 6.8pF 68nH 7 10
SEL0 DO DO C4 C5
C3 8 9 0.1µF 4.7µF
0.1µF 16V SHDN GND 16V 6.3V
IF_BW CONTROL
Ordering Information
Part Number Temperature Range Package
MICRF218AYQS –40° to +85°C 16-Pin QSOP
Pin Configuration
RO1 1 16 RO2
GNDRF 2 15 NC
ANT 3 14 RSSI
GNDRF 4 13 CAGC
Vdd 5 12 CTH
IF_BW 6 11 SEL1
SEL0 7 10 DO
SHDN 8 9 GND
MICRF218AYQS
Pin Description
16-Pin
Pin Name Pin Function
QSOP
Reference resonator input connection to Colpitts oscillator stage. May also be driven by external
1 RO1
reference signal of 1.5V p-p amplitude maximum.
2 GNDRF Negative supply connection associated with ANT RF input.
RF signal input from antenna. Internally AC-Coupled. It is recommended that a matching network with an
3 ANT
inductor to RF ground is used to improve ESD protection.
4 GNDRF Negative supply connection associated with ANT RF input.
5 VDD Positive supply connection for all chip functions.
IF bandwidth control logic input. Use VDD for Wide IF Bandwidth or VSS for Narrow IF Bandwidth. This
6 IF_BW
pin must not be left floating, must be tied to VDD or VSS.
Logic control input with active internal pull-up. Used in conjunction with SEL1 to control the demodulator
7 SEL0
low pass filter bandwidth. (See filter table for SEL0 and SEL1 in application subsection)
8 SHDN Shutdown logic control input. Active internal pull-up and must be pulled low for Normal Operation.
9 GND Negative supply connection for all chip functions except RF input.
10 DO Demodulated data output.
Logic control input with active internal pull-up. Used in conjunction with SEL0 to control the demodulator
11 SEL1
low pass filter bandwidth. (See filter table for SEL0 and SEL1 in application subsection)
Demodulation threshold voltage integration capacitor. Capacitor to GND sets the settling time for the
12 CTH demodulation data slicing level. Values above 1nF are recommended and should be optimized for data
rate and data profile.
13 CAGC AGC filter capacitor. A capacitor, normally greater than 0.47uF, is connected from this pin to GND
Received signal strength indication output. Output is from a buffer with 200 ohms typical output
14 RSSI
impedance.
15 NC Not Connected
Reference resonator connection. 7pF in parallel with low resistance MOS switch to GND during normal
16 RO2
operation. Driven by startup excitation circuit during the internal startup control sequence.
Electrical Characteristics(4)
Specifications apply for VDD = 3.0V, VSS = 0V, CAGC = 4.7µF, CTH = 0.1µF, Bold values indicate –40°C TA +85°C.
Symbol Parameter Condition Min Typ Max Units
Continuous Operation, fRX = 315MHz 4.0 mA
20:1 Duty Cycle, fRX = 315MHz 0.2 mA
MICRF218 Operating
IDD
Supply Current Continuous Operation, fRX = 433.92MHz 5.5 mA
Typical Characteristics
LO Leakage in RF Port
the image reject filter where they are combined to frequency may use the wider IF bandwidth by utilizing
reject the image frequencies. The IF signal then the appropriate equation (1) or (2) for each crystal
passes through a third order band pass filter. The IF frequency.
Band-Pass filters are fully integrated inside the The following circuit, Figure 4, is an example of
MICRF218. After filtering, four active gain controlled switched crystal operation. The IF Bandwidth Control
amplifier stages enhance the IF signal to proper level and REF-OSC Control allow switching between two
for demodulation. operating frequencies with either a narrow bandwidth
IF Bandwidth General Description or a wide bandwidth. In this case, the logic control
switches between 390MHz in Wide Band Mode and
The MICRF218 has IF filters which may be configured 315MHz in Narrow Bandwidth Mode. The advantage
for operation in a narrow band or wide band mode of this circuit is when a RF interferer is at one
using the IF_BW pin. This pin must not be left floating; frequency, the receiver can go to another frequency to
it must be tied to VDD or VSS. With the use of a get clear reception.
13.4835MHz crystal and the IF_BW = VDD (wide
Figure 5 shows PCB layout for MICRF218 with
mode) the IF frequency is set to 2.4MHz with a
switched crystal operation. Please contact the Micrel
bandwidth of 1500kHz. With the use of a 13.5178MHz
RF Application Group for detailed document.
crystal and the IF_BW = VSS (narrow mode) the IF
frequency is set to 1.4MHz with a bandwidth of Dual Frequency Configuration Examples:
550kHz at 433.92MHz.
The crystal frequency for Wide Bandwidth IF Scenario 1:
operation is given by: • Frequency 1 - 315MHz Narrow Bandwidth
Operating Freq • Frequency 2 - 433.92MHz Wide Bandwidth
REFOSC = MHz Eq. 1
2.178 A 9.81314MHz crystal switched in circuit during
(32 + )
12 narrow IF mode, combined with a 13.48352MHz
crystal, allows operation at 315MHz with 400kHz IF
The crystal frequency for Narrow Bandwidth IF
bandwidth, and at 433.92MHz with 1500kHz
operation is given by:
bandwidth.
Operating Freq
REFOSC = MHz Eq. 2 Scenario 2:
1.198
(32 + )
12 • Frequency 1 - 315MHz Wide Bandwidth
Note: The IF frequency, IF bandwidth, and IF • Frequency 2 - 433.92MHz Narrow Bandwidth
separation between IF_BW modes using a single A 9.78823MHz crystal switched in circuit during Wide
crystal will scale linearly and can be calculated as IF mode, combined with a 13.51783MHz crystal,
follows: allows operation at 315MHz with 1000kHz IF
IF_Parameter = IF_Parameter @ 433.92 MHz bandwidth, and 433.92MHz with 550kHz IF
bandwidth.
Operating Freq (MHz) Eq. 3
* Scenario 3:
433.92(MHz) • Frequency 1 - 315MHz Narrow Bandwidth
Switched Crystal Application • Frequency 2 - 433.92MHz Narrow Bandwidth
Operation A 9.8131MHz crystal switched in circuit, combined
with a 13.51783MHz crystal during narrow IF mode,
Appropriate choice of two crystal frequencies and allows operation at 315MHz with 400kHz IF
IF_BW mode switching allows operation at two bandwidth, and at 433.92MHz with 550kHz
different frequencies; one with low bandwidth bandwidth.
operation and the other with high bandwidth
operation. Either the lower or higher reception
J4 J1
IF BANDWIDTH 1 1 EXTERNAL REFERENCE
CONTROL 2 2 OSCILLATOR INPUT
CON2 REFOSC
C1
NP
VDD = WIDE BANDWIDTH
0V = NARROW BANDWIDTH
+3V
Y1 Y2
JPR1 JPR2 9.8131MHz 12.1287MHz
U1 MICRF218AYQS 0 OHMS NP
1 16
J2 L4 C2 L3 RO1 RO2
2 15 R1
RF IN 100nH 2.2pF 100nH GNDRF NC NP
3 14
ANT RSSI TSDF1220W TSDF1220W
4 13 Q1 Q2
GNDRF CAGC
5 12
+3V VDD CTH R2
C3 L2 6
IF_BW SEL1 11
NP
33pF 3.9nH 7 10
C5 SEL0 DO C4 C5 R7
8 9
100nF SHDN GND 0.047µF 4.7µF 100k R11
100k
Notes: R3 R5
1. 0V = Common NP 100K C7 R4
2. VDD Input = 3.0 to 3.3V +3V NP 0 OHMS R6
3. Ref-Osc Control: 10k
0V = 315 MHz Operation,
VDD = 390.1 MHz Operation R8 R9
J3 L3 10k 10k
ZCB-0603
3.0 to 3.3V 1 R10
3.0 to 3.3V 2 100k
COM 3 +3V
SHDN 4 DATA OUT
DO 5
REF-OSC CNTR 6
COM 7
NP = Not Placed
Application Information
The MICRF218 can be fully tested by using one of Table 2 shows the matching elements for the device
many evaluation boards designed at Micrel for this frequency range. For additional information look for
device. As simple demonstrator, the QR218HE1 Small PCB Antennas for Micrel RF Products
(Figure 7) offers a good start for most applications. It application note.
has a helical PCB antenna with its matching network, Freq (MHz) C9 (pF) L3(nH)
a bandpass-filter front-end as a pre-selector filter,
315.0 1.2 75
matching network and the minimum components
required to make the device work, which are a crystal, 390.0 1.2 43
Cagc, and Cth capacitors. 418.0 1.2 36
The matching network of the helical PCB antenna (C9 433.92 1.5 30
and L3) can be removed and a whip antenna (ANT2)
or a RF connector (J2) can be used instead. Figure 7 Table 2. Matching Values for the Helical PCB Antenna
shows the entire schematic of it for 433.92MHz. Other If whip antenna is used, remove C9 and place the
frequencies can be used. Matching network values whip antenna in the hole provided in the PCB. Also,
for other frequencies are listed in the tables below. RF signal can be injected there (add RF connector).
Capacitor C9 and inductor L3 are the passive L1 and C8 form the pass-band-filter front-end. Its
elements for the helical PCB matching network. Tight purpose is to attenuate undesired outside band noise
tolerance is recommended for these devices, like 2% which reduces the receiver performance. It is
for the inductor and 0.1pF for the capacitor. PCB calculated by the parallel resonance equation:
variations may require different component values and
optimization. 1
f=
(2 * π L1 * C8)
-fLO f (MHz)
Demod. Maximum
Shortest
Figure 10. Low Side Injection Local Oscillator SEL0 SEL1 baud rate for
BW Pulse
JP1 JP2 50% Duty
(hertz) (µsec)
Cycle (Hertz)
Narrow and Wide Band Crystal Part Numbers,
Short Short 1460 445 1123
WB = IF Wide Band, NB = IF Narrow Band
Open Short 2921 223 2246
JP1 and JP2 are the bandwidth selection for the
demodulator bandwidth. To set it correctly, it is Short Open 5842 111 4493
necessary to know the shortest pulse width of the Open Open 11684 56 8987
encoded data sent in the transmitter. Similar to the Table 8. JP1 and JP2 setting, 390.0 MHz
example of the data profile in the Figure 11 below,
PW2 is shorter than PW1, so PW2 should be used for Maximum
the demodulator bandwidth calculation which is found Demod. Shortest
SEL0 SEL1 baud rate for
by 0.65/shortest pulse width. After this value is found, BW Pulse
JP1 JP2 50% Duty
(hertz) (µsec)
the setting should be done according to Table 6. For Cycle (Hertz)
example, if the pulse period is 100µsec, 50% duty Short Short 1180 551 908
cycle, the pulse width will be 50µsec (PW = (100µsec
Open Short 2360 275 1815
× 50%) / 100). So, a bandwidth of 13kHz would be
necessary (0.65 / 50µsec). However, if this data Short Open 4720 138 3631
stream had a pulse period with 20% duty cycle, then Open Open 9400 69 7230
the bandwidth required would be 32.5kHz (0.65 / Table 9. JP1 and JP2 setting, 315.0 MHz.
20µsec), which exceeds the maximum bandwidth of
the demodulator circuit. If one tries to exceed the
maximum bandwidth, the pulse would appear
stretched or wider.
Selection of CTH and CAGC Capacitors RF signal intensity vs. voltage. It is very useful to
Capacitors C6 and C4, Cth and Cagc respectively determine the signal to noise ratio of the RF link,
provide time-based reference for the data pattern crude range estimate from the transmitter source and
received. These capacitors are selected according to AM demodulation, which requires a low Cagc
data profile, pulse duty cycle, dead time between two capacitor value.
received data packets, and if the data pattern has or
Shut Down Control
does not have a preamble. See Figure 11 for an
example of a data profile. The shut down pin (SHDN) is useful to save energy.
When its level close to Vdd (SHDN = 1), the device is
not in operation. Its DC current consumption is less
PW1 PW2
Preamble than 1µA (do not forget to remove R3). When toggling
from high to low, there will be a time required for the
Header
device to come to steady state mode, and a time for
1 2 3 4 5 6 7 8 9 10
t1 t2
data to show up in the DO pin. This time will be
PW2 = Narrowest pulse width dependent upon many things such as temperature,
t1 & t2 = data period choice of crystal used, and if the there is an external
Figure 11. Example of a Data Profile oscillator with faster startup time. Normally, with the
crystal vendors suggested, the data will show up in
For best results, the capacitors should always be the DO pin around 1msec time, and 2msec over the
optimized for the data pattern used. As the baud rate temperature range of the device. See Figures 12.
increases, the capacitor values decrease. Table 10
shows suggested values for Manchester Encoded
data, 50% duty cycle.
Important Note
A few customers have reported that some MICRF218
receiver do not start up correctly. When the issue
occurs, DO either chatters or stays at low voltage
level. An unusual operating current is observed and VDD pin
the part cannot receive or demodulate data even
when a strong OOK signal is present.
Micrel has confirmed that this is the symptom of
incorrect power on reset (POR) of internal register
bits. The MICRF218 is designed to start up in
shutdown mode (SHDN pin must be in logic high SHDN pin
during VDD ramp up). When the SHDN pin is tied to
GND, and if the supply is ramped up slowly, a “test
bus pull down” circuit may be activated. Once the
chip enters this mode, the POR does not have the
chance to set register bits (and hence operating
modes) correctly. The test bus pull down acts on the
SHDN pin, and can be illustrated in the following The suggestion provided above will generally
diagram. serve to prevent the startup issue from happening
to the MICRF218 series ASK receiver. However,
exact values of the RC network depend on the
3.3V
ramp rate of the supply voltage, and should be
MICRF2XX 10 ohm (Vdd) pin
MICRF2XX
determined on a case-by-case basis.
Bias 4.7uF
control &
POR
2.2uF
Test Bus
(SHDN) pin
(SHDN) pin
100K
Micrel, Inc. is a leading global manufacturer of IC solutions for the worldwide high performance linear and power, LAN, and timing &
communications markets. The Company’s products include advanced mixed-signal, analog & power semiconductors; high-performance
communication, clock management, MEMs-based clock oscillators & crystal-less clock generators, Ethernet switches, and physical layer
transceiver ICs. Company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive,
and computer products. Corporation headquarters and state-of-the-art wafer fabrication facilities are located in San Jose, CA, with regional sales
and support offices and advanced technology design centers situated throughout the Americas, Europe, and Asia. Additionally, the Company
maintains an extensive network of distributors and reps worldwide.
Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this datasheet. This
information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry,
specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any
intellectual property rights is granted by this document. Except as provided in Micrel’s terms and conditions of sale for such products, Micrel
assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including
liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual
property right.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a
product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for
surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant
injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk
and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.