Release Notes
Release Notes
5e
Jun 15 2017
Copyright 1991-2017 Mentor Graphics Corporation
All rights reserved.
This document contains information that is proprietary to Mentor
Graphics
Corporation. The original recipient of this document may duplicate this
document in whole or in part for internal business purposes only,
provided
that this entire notice appears in all copies. In duplicating any part
of
this document the recipient agrees to make every reasonable effort to
prevent the unauthorized use and distribution of the proprietary
information.
TRADEMARKS: The trademarks, logos and service marks ("Marks") used
herein
are the property of Mentor Graphics Corporation or other third parties.
No one is permitted to use these Marks without the prior written
consent
of Mentor Graphics or the respective third-party owner. The use herein
of a third-party Mark is not an attempt to indicate Mentor Graphics as
a
source of a product, but is intended to indicate a product from, or
associated with, a particular third party. The following are trademarks
of
of Mentor Graphics Corporation: Questa, ModelSim, JobSpy, and Signal
Spy.
A current list of Mentor Graphics trademarks may be viewed at
www.mentor.com/terms_conditions/trademarks.cfm.
End-User License Agreement: You can print a copy of the End-User
License
Agreement from: www.mentor.com/terms_conditions/enduser.cfm.
_______________________________________________________________________
* [2]Key Information
* [3]Release Announcements in 10.5e
* [4]Base Product Specifications in 10.5e
* [5]Compatibility Issues with Release 10.5e
* [6]General Defects Repaired in 10.5e
* [7]User Interface Defects Repaired in 10.5e
* [8]SystemVerilog Defects Repaired in 10.5e
* [9]VHDL Defects Repaired in 10.5e
* [10]SystemC Defects Repaired in 10.5e
* [11]User Interface Enhancements in 10.5e
* [12]SystemVerilog Enhancements in 10.5e
* [13]WLF and VCD logging Enhancements in 10.5e
* [14]Document Revision History in 10.5e
_______________________________________________________________________
Key Information
* The following lists the supported platforms:
+ win32aloem - Windows 7, Windows 8, Windows 10
+ linuxaloem - RedHat Enterprise Linux 5 and 6, SUSE Linux
Enterprise Server 10 and 11
_______________________________________________________________________
SystemVerilog Compatibility
* dvt97601 - (results) vsim crashed, when multiple specify paths or
multiple timing checks were present on the same line (in specify
block), and "-sdfreport" was specified on vsim command line.
* dvt97533 - (results) Interconnect delay was not correct for all to
X transitions as per 1364-2001 LRM.
* dvt32206 - (results) $nochange timing check did not work properly
in all cases.
VHDL Compatibility
* dvt98805 - (source) In case, case generate, selected signal
assignments, and selected variable assignments statements an error
was not reported if the selector expression was a range. For
example "CASE s'RANGE" would not result in an syntax error. It was
either treated as length of the range or an internal error was
reported from vcom or vopt.
General Compatibility
* dvt97602 - (results) If the file specified with vsim's "-f" switch
was a DOS format file containing line-continuation character(s)
'\', then vsim emitted incorrect "(vsim-3369) Top-level design unit
specified more than once" errors. The error message didn't contain
a module name, but just an empty '' containing a new-line
character.