20005656B Microchip UT Board
20005656B Microchip UT Board
Ultrasound TX Pulser
Evaluation Board
User’s Guide
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Table of Contents
Preface ........................................................................................................................... 7
Chapter 1. Product Overview
1.1 Introduction ................................................................................................... 11
1.2 HV7321 IC – Description .............................................................................. 11
1.3 MD1730 IC – Description ............................................................................. 11
1.4 HV7321 Ultrasound TX Pulser Evaluation Board
– Features .............................................................................................. 12
1.5 HV7321 Ultrasound TX Pulser Evaluation Board and MUPB001
– Functional Description ......................................................................... 12
1.6 HV7321 Ultrasound TX Pulser Evaluation Board
– Technical Specifications ...................................................................... 14
1.7 Device Summary .......................................................................................... 14
1.8 What the HV7321 Ultrasound TX Pulser Evaluation Board Kit Includes ...... 14
Chapter 2. Installation and Operation
2.1 Getting Started ............................................................................................. 15
2.2 Setup Procedure .......................................................................................... 15
2.3 Interface Connections .................................................................................. 17
2.4 Operating the HV7321 Ultrasound TX Pulser Evaluation Board .................. 19
2.5 Microchip Ultrasound Platform Board (MUPB001) ....................................... 20
Chapter 3. Software Description
3.1 FPGA code Configuration ............................................................................ 23
3.2 Getting Started ............................................................................................. 23
3.3 MUPB001 – HV7321_MD1730 GUI Installation ........................................... 23
3.4 MUPB – HV7321_MD1730 GUI Description ................................................ 27
3.5 GUI Elements Specific to CW Mode-0 ......................................................... 32
3.6 GUI Elements Specific to CW Mode-1 ......................................................... 34
3.7 Configuring the Transmission of Signals Using the GUI .............................. 35
Chapter 4. PCB Design and Layout Notes
4.1 PCB Layout Techniques for HV7321 & MD1730 Ultrasound Pulser ............ 41
Appendix A. Schematic & Layouts
A.1 Introduction .................................................................................................. 45
A.2 ADM00659 – Schematic .............................................................................. 46
A.3 ADM00659 – Top Copper and Silk .............................................................. 47
A.4 ADM00659 – Top Copper ............................................................................ 47
A.5 ADM00659 – Inner 1 – GND ........................................................................ 48
A.6 ADM00659 – Inner 2 – PWR ....................................................................... 48
A.7 ADM00659 – Bottom Copper ....................................................................... 49
Preface
NOTICE TO CUSTOMERS
All documentation becomes dated, and this manual is no exception. Microchip tools and
documentation are constantly evolving to meet customer needs, so some actual dialogs
and/or tool descriptions may differ from those in this document. Please refer to our website
(www.microchip.com) to obtain the latest documentation available.
Documents are identified with a “DS” number. This number is located on the bottom of each
page, in front of the page number. The numbering convention for the DS number is
“DSXXXXXXXXA”, where “XXXXXXXX” is the document number and “A” is the revision level
of the document.
For the most up-to-date information on development tools, see the MPLAB® IDE online help.
Select the Help menu, and then Topics to open a list of available online help files.
INTRODUCTION
This chapter contains general information that will be useful to know before using the
HV7321 Ultrasound TX Pulser Evaluation Board. Items discussed in this chapter
include:
• Document Layout
• Conventions Used in this Guide
• Recommended Reading
• The Microchip Web Site
• Customer Support
• Document Revision History
DOCUMENT LAYOUT
This document describes how to use the HV7321 Ultrasound TX Pulser Evaluation
Board as a development tool to evaluate the HV7321 4-Channel 5-Level ±80V 2.5A
Ultrasound Transmit Pulser and the MD1730 8-Channel ±6V Low-Noise CW
Beamformer ICs. The manual layout is as follows:
• Chapter 1. “Product Overview” – Important information about the HV7321
Ultrasound TX Pulser Evaluation Board.
• Chapter 2. “Installation and Operation” – This chapter includes a detailed
description of each function of the evaluation board and instructions on how to
begin using the HV7321 Ultrasound TX Pulser Evaluation Board.
• Chapter 3. “Software Description” – This chapter explains the installation steps
for installing the MUPB001 (Microchip Ultrasound Platform Board) GUI, provides
an in-depth description of the elements of the MUPB001 GUI, and includes a
step-by-step guide for generating signals at the HV7321 output.
• Chapter 4. “PCB Design and Layout Notes” – This chapter explains important
points of PCB design and layout of high voltage ultrasound systems.
• Appendix A. “Schematic & Layouts” – Shows the schematic and PCB layout
diagrams for the HV7321 Ultrasound TX Pulser Evaluation Board and for the
MUPB001.
• Appendix B. “Bill of Materials (BOM)” – Lists the parts used to build the
HV7321 Ultrasound TX Pulser Evaluation Board and the MUPB001.
• Appendix C. “HV7321 Ultrasound TX Pulser Evaluation Board Typical
Waveforms” – Describes the various demonstration waveforms for the HV7321
Ultrasound TX Pulser Evaluation Board.
DOCUMENTATION CONVENTIONS
Description Represents Examples
Arial font:
Italic characters Referenced books MPLAB® IDE User’s Guide
Emphasized text ...is the only compiler...
Initial caps A window the Output window
A dialog the Settings dialog
A menu selection select Enable Programmer
Quotes A field name in a window or “Save project before build”
dialog
Underlined, italic text with A menu path File>Save
right angle bracket
Bold characters A dialog button Click OK
A tab Click the Power tab
N‘Rnnnn A number in verilog format, 4‘b0010, 2‘hF1
where N is the total number of
digits, R is the radix and n is a
digit.
Text in angle brackets < > A key on the keyboard Press <Enter>, <F1>
Courier New font:
Plain Courier New Sample source code #define START
Filenames autoexec.bat
File paths c:\mcc18\h
Keywords _asm, _endasm, static
Command-line options -Opa+, -Opa-
Bit values 0, 1
Constants 0xFF, ‘A’
Italic Courier New A variable argument file.o, where file can be
any valid filename
Square brackets [ ] Optional arguments mcc18 [options] file
[options]
Curly brackets and pipe Choice of mutually exclusive errorlevel {0|1}
character: { | } arguments; an OR selection
Ellipses... Replaces repeated text var_name [,
var_name...]
Represents code supplied by void main (void)
user { ...
}
RECOMMENDED READING
This user's guide describes how to use HV7321 Ultrasound TX Pulser Evaluation
Board. Other useful documents are listed below. The following Microchip documents
are available and recommended as supplemental reference resources:
• HV7321 Data Sheet - “HV7321 - 4-Ch. 5-Level ±80V High-Voltage Ultrasound
Pulser with T/R Switches” (DS20005639)
• MD1730 Data Sheet - “High Speed 8-Channel Ultra-Low Phase Noise
Continuous Waveform Transmitter with Beamformer” (DS200005586)
CUSTOMER SUPPORT
Users of Microchip products can receive assistance through several channels:
• Distributor or Representative
• Local Sales Office
• Field Application Engineer (FAE)
• Technical Support
Customers should contact their distributor, representative or field application engineer
(FAE) for support. Local sales offices are also available to help customers. A listing of
sales offices and locations is included in the back of this document.
Technical support is available through the web site at:
http://www.microchip.com/support.
NOTES:
U3
+2.5V MCP1727
PWR
+2.5V +5V +10V
SEL0 VIN VOUT
TP66 TP67 +5V GND
MODE 0 to +80V
VLL VDD VGP J1
PWS TX0 TP1
J10-1 OEN
CBE0 VPP0
TXTRIG RXTRIG VCC 50
MDEN (Option) REN J19
XDCR0
PWR OEN MODE
+5V 220 pF
VPF0
OTP PWS VNF0 1K
J5 0 to -80V J2
TE6469169-1 TP9
CTRN[3:0] TX1
Connector to OTP OTP VNN0
50
Clock & I/Os on DT[63:0] J20
MUPB Board
1 of 4 Channels XDCR1
CKB1
SEL0 220 pF
VPP1
NC
TP27-28 0 to +80V 1K
NEG0
VPF1 J3
+2.5V +10V +2to+V
Decode VNF1
TX2 TP17
POS0 & 0 to -80V 50
Level J21
Shift VNN1 XDCR2
VLL VDD VCW+
CBE0,1 220 pF
VLL
CLK CBE1 SEL3 1K
CLK
CKB1
CLK LVDS CLK TP30 J4
TX0-3
CLK
50 NEG3 TX3
SCK
50
SDI VLL
J22
CBE0 POS3 RTZSW XDCR3
SDO SPI CLK
CKB0 TRSW
220 pF
CS CLK
RX0-3
HIZ[7:0]
TRSW 1K
SPIB VCW+
CLK
MDEN EN 249
CW RXDMP J6-J9
Fre.Dvdr VSF 1 of 8 Ch. CWIN0
TXRW CW0
& Phase
- TP45
Delay VDF CW1 CWIN1
CWSW MCP661
+2.5V Other CW
CW2 CWIN2
U1 RGND VDD /2 +
TP50
LNAOUT
OSCEN
+5V,±10V,0to±V,0to±80V,0to±80V
-10V -2to-V -10V PowerSupplyConnectors J10-13
FIGURE 1-1: HV7321 Ultrasound TX Pulser Evaluation Board - Simplified Block Diagram.
WARNING
Observe the polarity of each power supply rail and set the voltage and current
limit carefully. Note that ±80V is the maximum limit for VPP0/VNN0. VPP1/VNN1
voltages have to be equal or within VPP0/VNN0 voltage range.
J19
TP1
J20
J6
J5
J21
J22
TP30
J23
J15 TP50
12V/1A
Power
Connector
DC_IN (LD2)
J1
PWR_OK (LD4)
USB_Fault (LD5)
Mini-USB J2
Connector
NOTES:
desktop ( ).
The elements of the MUPB - HV7321_MD1730 Graphical User Interface are dependent on the selection being made in the Transmission Mode list box
(3.4.11), labeled with 11 on Figure 3-7.
Transmission Mode “Pulsed-Echo” is selected by default. This section provides a comprehensive overview of the main GUI elements. Some elements are
specific to Pulsed-Echo only, while others are shared across transmission modes, i.e., common to the GUI as a whole. The numbered entries in Figure 3-7
(1 through 16) are described in subsections 3.4.1 through 3.4.16.
1
2
3 4 5 6
8
7
10
12
11
13 14
Software Description
DS20005656B-page 27
15
16
FIGURE 3-7: MUPB001 – HV7321_MD1730 GUI Pulsed-Echo View.
HV7321 Ultrasound TX Pulser Evaluation Board User’s Guide
2
2016 Microchip Technology Inc.
3
2
2016 Microchip Technology Inc.
- the Connection Status indicator (3.4.16) must show “Connected” (in green).
3. Set the default state in Pulsed-Echo Voltages group box (3.4.10) to RTZ
(Ground) by making sure RTZ is selected in the Default State drop-down list box.
4. Set the transmit clock configuration to 200 MHz by making sure 200 MHz is
selected in the Transmit Clock Config (MHz) group box. Click the Initialize
MUPB button to activate the MUPB clock (3.4.9).
5. Make sure the default value of 200000 ns is input into the Line Duration (ns) text
box (3.4.3).
6. Check the Log Status screen area (3.4.5) and look for the confirmation message
that the initialization started and completed with no errors.
7. Check that the default transmission mode, Pulsed_Echo, is selected in the
Transmission Mode list box (3.4.11).
8. In the Pin State group box, select PWS, OEN and REN by selecting the corre-
sponding check boxes. Leave MODE unselected. Click the Send button (3.4.7).
9. In the Transmit Entry group box set the Entry Index (entries to transmit) to 1
and the TX Output Freq Divisor to 20 (3.4.8). This sets one group of pulses
during the line duration, and a pulse of 100 ns.
10. Set the relative delay between channels by entering the following values into the
Channels (0-3) Delay (ns) text boxes: 30, 60, 90, 120. Set the waveform length
by inputting these values into the Channels (0-3) Waveform (Length Up to 32
Characters) text boxes: 1032R, 1010R, 3232R, 0123R. See Figure 3-13.
CH0 CH3
CH2 CH3
CH0
NOTES:
The user should also ensure that the circulating ground return current from a capacitive
load cannot react with common inductance to create noise voltages in the input logic
circuitry.
CBE1 11
CBE0 35
CPF 17
CPF 29
VCW+ 18
VCW+ 28
VGP 32
VDD 6
VLL 4
EN 1
VLL
CKB0 34
C55
36 SPIB CW0 27
R42 13 TXRW CW1 26
0 1 μF
CW2 25
7 CW3 24
SCK
+3.3V 8 CS
R40 R40 9 U2
SDI MD1730
C54 100 100 10 SDO
0.1 μF CW4 22
CLK_P TP56 2 CW5 21
CLK
CW6 20
Differential Clock
CW7 19
Source
TP58 3
GND
33 GND
5 GND
31 CNF
CNF
VCW-
CLK CW- CKB1 12
GN
VGN
CLK_N
14 V
30 V
C53
16
15
23
37
NOTES:
3
VLL TP2 R1 TP3 TP4 R2
D1 D2 D3 D4 D5 D6 D7 VDD 0.1 0.1 TX0 R3 1 J1
RED GRN Y LW Y LW RED RED Y LW U6 C112 50
25AA010A (+5V) C1 C2 1
2
VLL CSB 1 8 0.1 VCC D17B J19 2
2 CS VCC 7 3 4 (+2.5V) 1u 10V 1u 10V C3 C4 C5 C6
MISO
2
2
R5 R6 R7 R8 R9 R10 R11 C7 3 SO HOLD 6 U3 VLL TP5 1u 100V
WP SCK SCLK
4 5 MOSI MCP1727-2502E/SN R12 VGP 1u 100V 1u 100V 1u 100V
200 200 200 200 200 200 200 0.22 R44 VSS SI 1 8 TP6
0 2 VIN VOUT 7 0 1u 10V C11 R13
C8 VIN SENSE OUT1 C10 C13 220p 250V 1K 1W
CDELAY
6
PWRGD
1u 10V C9 2u 16V C17
3 1u 10V D17A C12 TP7 C16 1u 10V
GND
SHDN C14 C15 1u 10V 1u 10V TP8 TP9
1
SEL0 MODE PWS CBE0 MDEN OEN 1u 10V 1u 10V
3
4
6
R39 TX1
PWR VLL C51 50 1 J2
A1 C1 1K 1nF R14
10
21
60
23
56
57
24
25
55
26
47
34
48
33
B1 A1 C1 D1 TP15 1
2
B1 D1 OTP
BG1 DG1 TP10 J20 2
VGP
VLL
VPP0
VPP0
VPP0
VPP0
CPF0
CPF0
VPP1
VPP1
CPF1
CPF1
VDD
VDD
A2 BG1 DG1 C2 20 (+5V)
NEG0 A2 C2 OEN OTP OTP
B2 D2 TP11
POS0 B2 D2 REN
BG2 DG2 OEN TP12 6 41 C18
A3 BG2 DG2 C3 11 OEN CPOS 1u 10V
NEG1 A3 C3 NEG2 REN REN
B3 D3 C19 R16
POS1 B3 D3 POS2
BG3 DG3 220p 250V 1K 1W
A4 BG3 DG3 C4 46
SEL0 A4 C4 NEG3 TX0
B4 D4 TP17
SEL1 B4 D4 POS3
BG4 DG4 SEL0 TP13 62
BG4 DG4 SEL0
3
A5 C5 TP16 63 45 RX0
SEL2 A5 C5 MODE NEG0 NEG0 RX0 RX0 R17
B5 D5 TP14 64 TX2 1 J3
SEL3 B5 D5 PWS POS0 POS0 50
BG5 DG5
A6 BG5 DG5 C6 TP18 2 42 1
SCK MDEN SEL1
2
B6 A6 C6 D6 TP19 3 SEL1 TX1 J21 2
CS B6 D6 SPIB NEG1 NEG1
BG6 DG6 POS1 TP20 4
A7 BG6 DG6 C7 POS1 43 RX1
SDI A7 C7 CBE0 RX1 RX1
SDO B7 D7 SEL2 TP21 12 U1
B7 D7 CBE1 SEL2
TP66 BG7 DG7 NEG2 TP22 13
TP67 A8 BG7 DG7 C8 TP23 14 NEG2 HV7321K6 39 C20 R19
TXTRIG A8 C8 TXRW POS2 POS2 TX2
B8 D8 CKB1 220p 250V 1K 1W
RXTRIG B8 D8
BG8 DG8 TP27 SEL3 TP24 16 TP30
A9 BG8 DG8 C9 TP28 TP25 17 SEL3 38 RX2
A9 C9 NEG3 NEG3 RX2 RX2
B9 D9 POS3 TP26 18
B9 D9 POS3
3
TP32 BG9 DG9
TP33 A10 BG9 DG9 C10 TP29 61 35 TX3 50 1 J4
OSCEN A10 C10 CLK_N MODE MODE TX3
B10 D10 PWS TP31 7 R20
SY NC B10 D10 CLK_P PWS
BG10 DG10 C53 8 1
2
BG10 DG10 0.1 C54 CLK 36 RX3 J22 2
R31 CKB0 RX3 RX3
PWR J5 TE6469169-1 +3V3 0.1 SY NC TP34 9
C57 C56 INF 59 GND
1u 10V J23 TE6469169-1 1u 10V R40 R41 R32 22 GND
A1 C1 100 100 VLL GND 44
A1 C1 D1 1K RGND
B1 R42 R43 1 37 C21 R22
BG1 B1 D1 DG1 TP69 C55 0 VLL VDD VGP 0 5 CWIN0 RGND 220p 250V 1K 1W
CNEG
BG1 DG1 C2 CWIN1
VNN0
VNN0
VNN0
VNN0
VNN2
VNN2
CNF0
CNF0
VNN1
VNN1
CNF1
CNF1
A2 TP70 1u 10V 15
VGN
SCLK A2 C2 D2 CWIN2
CSB B2 C22 C23 C24 19 VDD
BG2 B2 D2 DG2 1u 10V 1u 10V 2u 16V VCW+ CWIN3
A3 BG2 DG2 C3 TP36
TP38
58
40
52
53
28
29
30
51
27
54
31
50
32
49
MISO A3 C3 D3
B3 C25 C26 C28 R23
MOSI B3 D3 DG3
BG3 1u 10V 1u 10V 2u 16V TP35 TP39 TP43 50
A4 BG3 DG3 C4 TP37 C27 C32 C33 C34 C35 R24
A4 C4 D4 CBE0 TP42
B4 2u 16V C30(-5V) C31 1u 10V 1u 10V 1u 10V 1u 10V 499 C36 C29
BG4 B4 D4 DG4 TP40 1u 10V 1u 10V 1u 10V 0.22
BG4 DG4 C5 CBE1 RX0 RX1 RX2 RX3
A5
B5 A5 C5 D5 TP44 C37 C38 C39 C40
B5 D5 DG5 MDEN VGN
BG5 TP41
11
35
32
28
18
29
17
1
VLL
EN
VDD
CPF
CPF
B6 D6 DG6 CKB0
1
BG6 0.1 0.1 1 1 1 1
A7 BG6 DG6 C7 TP46 36 27 CW0 2 -
A7 C7 D7 SPIB SPIB CW0 VNN0 VNN1
B7 TP47 13 26 CW1 C41 6 LNAOUT
B7 D7 DG7 TXRW TXRW CW1
3
BG7 25 CW2 VCW- VCW+ 0.01 COM 3
BG7 DG7 C8 CW2 CW3 + TP50
A8 U2 24 U4
A8 C8 D8 CW3
2
B8 SCK TP48 7 BAV99/SOT_1 AD8099
4
8
5
BG8 B8 D8 DG8 TP49 8 SCK MD1730 TP52 D9 R28 R29 C43
CS
2016 Microchip Technology Inc.
A9 BG8 DG8 C9 TP51 9 CS 22 CW4 TP54 J15 J16 J17 J18 TP62 D18 1K 499 C42 2pF
A9 C9 D9 SDI SDI CW4
B9 TP53 10 21 CW5 TP55 2 2 2 2 0.01
SDO
2
B9 D9 DG9 SDO CW5
3
BG9 20 CW6 TP57 1 1 1 1
BG9 DG9 C10 CW6
VCW-
VCW-
VGN
VGN
CNF
CNF
CLK_P
3
B10 A10 C10 D10 TP58 3 CLK CW7 12
B10 D10 DG10 CLK_N CLK CKB1 R18
BG10 R33
CKB1
2
BG10 DG10 (Up to 200MHz) 50 VPP0 VNN0
50
37
33
5
23
14
16
30
15
31
2
100 100 (DAP=0) VDF TP63 TP64 D19 D20
(+4.7V) (+5V) (+5V) (-10V) (+10V) (+2.5V) 1u 10V 1u 10V B1100-13 B1100-13
VCC PWR VDD VGN VGP VLL TP61 TP65
C44 C45 VCW+ VCW- VPP0 VNN0 VPP1 VNN1
4
INF INF
1
D8B D10A D11B R37 C52 R35 R36 2u 16V 2u 16V 2u 16V 2u 16V
X1
6
2
INF 0.01 D13 D14 D15 D16
3
1
C47 C48 C49 C50 B1100-13 B1100-13 B1100-13 B1100-13
VDD
1
2
3
1
2
3
1
2
3
1 4 VGN VCW- D12B D12A
EN OUT1
D10B
4
1
3 4 200 NC OUT2
GND
6
1u 10V
6
C46 D11A
1
J10
HV7321 Ultrasound TX Pulser Evaluation Board User’s Guide
IO_3V3_8_P
IO_3V3_8_P IO_3V3_8_P
IO_3V3_8_N
IO_3V3_8_N IO_3V3_8_N
IO_3V3_9_P
IO_3V3_9_P IO_3V3_9_P
IO_3V3_9_N
IO_3V3_9_N IO_3V3_9_N
IO_3V3_10_P
IO_3V3_10_P IO_3V3_10_P
IO_3V3_10_N
IO_3V3_10_N IO_3V3_10_N
IO_3V3_11_P
IO_3V3_11_P IO_3V3_11_P
IO_3V3_11_N
IO_3V3_11_N IO_3V3_11_N
IO_3V3_12_P
IO_3V3_12_P IO_3V3_12_P
IO_3V3_12_N
IO_3V3_12_N IO_3V3_12_N
IO_3V3_13_P
IO_3V3_13_P IO_3V3_13_P
IO_3V3_13_N
IO_3V3_13_N IO_3V3_13_N
IO_3V3_14_P
IO_3V3_14_P IO_3V3_14_P
IO_3V3_14_N
IO_3V3_14_N IO_3V3_14_N
IO_3V3_15 IO_3V3_15
IO_3V3_16 IO_3V3_16
IO_3V3_17 IO_3V3_17
CLK3_P
CLK3_N
CLK5
A.10 ADM00679 – SCHEMATIC (POWER SUPPLY)
2016 Microchip Technology Inc.
C41
22000pF
50V
0603
10
U3 ON-POWER ON D5V
L1 TP1
VIN 1 1 2
BOOST
J6
D1 SW
1 2 12 XAL6060
VIN SW
3 3 13 Via_2.5x1.5
VIN SW C42 C43 C44 C45 C46 D2
2 20BQ030P R18 16 R16
C47 C48 C49 SW 0.1uF 10uF 10uF 10uF 10uF 30V
1k C50 39k
POWER 2.5mm 10uF 10uF 10uF 50V 10V 10V 10V 10V
0603 0.1uF 0603
35V 35V 35V 0603 0805 0805 0805 0805
5% 50V 9 5 1%
1206 1206 1206 EN VFB
0603
LD2
8
SGND
PGND
PGND
GREEN PG
GND_D R21
EP
8.66k
GND_D
R19 GND_D
0603
4
17
14
15
GND_D 390R
1%
0603
5%
GND_D
SW1
1
GND_D
2
3
SLIDE SPDT
GND_D
D5V MCP172X ADJ DFN-8 1V2_VCCINT D5V MCP172X ADJ DFN-8 3V3_VDD
TP2 TP4
1 8 1 8
VIN VOUT VIN VOUT
2 2 Via_2.5x1.5
VIN VIN R26
R23 7 R17 Via_2.5x1.5 7
C51 C52 ADJ C53 C54 D3 C59 C60 ADJ 69.8k C61 C62 D4
10k 3 6 19.1k 3 6
10uF 0.1uF SHDN CDELAY 10uF 0.1uF 30V 10uF 0.1uF SHDN CDELAY 0603 10uF 0.1uF 30V
0603 9 0603 9
10V 50V EP 10V 50V 10V 50V EP 1% 10V 50V
5% 5 4 1% 5 4
0805 0603 PWRGD GND 0805 0603 0805 0603 PWRGD GND 0805 0603
R29
R22
PG_3V3_CLK U4 U6 10k
10k
0603
0603
GND_D GND_D 1%
1%
PG_1V2_VCCINT
10k 10k
PG_3V3_VDD
0603 0603
5% 5%
5 4 PG_3V3_CLK 5 4 10V
0805 0603 PWRGD GND 0805 0603 10V 50V PWRGD GND 0603
R28 R32 0805
390R 0805 0603
0603 U5 10k U7 10.7k
0603 0603
5%
GND_D 1% 1%
GND_D
LD4
GREEN
GND_D GND_D
GND_D
A.11 ADM00679 – SCHEMATIC (USB TO SPI)
DS20005656B-page 52
C103 C106
4.7uF 0.1uF
USB_CONFIG LED, ON- SUSPEND, OFF - ACTIVE 16V 25V
1206 0603
GND_D
R50
10k
0603
5% GND_D
MCP2210 SSOP-20 X1
20 1
VSS VDD 12MHz J10 J11
J7 USB_D+ 19 2 OSC1
1
D+ OSC1
USB MINI-B Female 3V3_VDD USB_D- 18 3 OSC2 2
D- OSC2
1 17 4
VBUS VUSB RST
2 USB_D- 16 5
3
D- GP8 GP8 GP0 CSBAR
3 USB_D+ 15 6
D+ C105 C104 GP7 GP7 GP1 FPGA_DONE
4 14 7
ID 4.7uF 0.1uF EXT_INT GP6 GP2 FPGA_RST
5 13 8 GND_D GND_D
GND 16V 25V MISO MISO GP3 SPI_RST
12 9 GND_D
1206 0603 USB_CONFIG GP5 MOSI MOSI
11 10
0
LD5
RED GND_D GND_D
GND_D
Ground Posts for Scope Probe ground
2016 Microchip Technology Inc.
A.12 ADM00679 – SCHEMATIC (PROGRAMMABLE CLOCK)
2016 Microchip Technology Inc.
GND_D
0603
X2 16V
3 1 XTAL-40MHz 0.1uF
C67
40MHz_N
R20
GND_D 100R
0603
40MHz_P
C68 1%
0.1uF
16V
0603
CLK5
VDD
VDD
3V3_CLK U8
6
VIN VOUT
1 VDD
5 2 R43
VIN ADJ
R33 4 3 100k GND_D GND_D
C69 EN GND C107 C70 C71 C72 C73 C74 C75 C76 C77 C78 D7
10k 0603
4.7uF 10000pF 4.7uF 0.010uF 4700pF 10000pF 10000pF 10000pF 10000pF 10000pF 10000pF 30V
0603 MIC94325YMT-TR 1% GND_D
16V 50V 16V 25V 50V 50V 50V 50V 50V 50V 50V
0603 1% 0603 0603 0603 0603 0603 0603 0603 0603 0603 0603
49
48
47
46
45
44
43
42
41
40
39
38
37
U10
R44 CLK4
EPAD
VSS
VSS
/REFIN2
REFIN2
XTAL_OUT
XTAL_XIN
VDDI2
VDDI1
/REFIN1
REFIN1
VSS
VDDAP1
1/10 W
R34 0603
78.7k DNI 0R
INF
1% R49
VDD 1
VDDAP2 VDD
36 VDD CLK2_N
GND_D 2 35
VDD /QA1
GND_D
3
QC1 QA1
34 VDDOAB CLK2_P
VDDOCD 4
VDDOC VDDOA
33 VDDOAB R52
5 32 R35
/QC1 /QA2 DNI 0R
6 31 INF
0603 16V 7
QC2
/QC2
SM803004 QA2
VDDOA
30 VDDOAB
R36
75k
0603
0.1uF 8 29 0603
CTRL_OEC OEC1/2/3 OEA1/2/3
C81 9 28 1%
CLK1_P QD1 /QB1
VDDOCD 10
VDDOD QB1
27 GND_D
3V3_CLK U11 R37 11 26
/QD1 VSS GND_D
6
VIN VOUT
1 VDDOAB 100R
GND_D
12
VSS OEB1/2/3
25
CTRL_OEB
5 2 R45 0603 C82
OED1/2/3
VIN ADJ CLK1_N
VDDOD
VDDOB
R38 4 3 100k C83 1% 0.1uF
C84 EN GND C108 C85 C86 C87 C88 C91
/QD3
GND
/QB2
10k 0603 16V
SDO
QD3
SCK
CSB
QB2
SDI
4.7uF 10000pF 4.7uF 0.010uF 4700pF 10000pF 10000pF 10000pF D8
0603 MIC94325YMT-TR 1% 0603
16V 50V 16V 25V 50V 50V 50V 50V 30V
1% C92
13
14
15
16
17
18
19
20
21
22
23
24
0603 R46 0603 0603 0603 0603 0603 0603 0603
0.1uF
1/10 W CTRL_OED
16V
VDDOAB
VDDOCD
78.7k GND_D 0603
1% CLK0_N
GND_D
R40
GND_D C93 100R
GND_D R39 DNI
0.1uF 0603
INF CLK0_P
16V 1%
0603 C94
CLK3_P
0.1uF
16V
CLK3_N
0603
C95 R41 DNI
0.1uF INF
3V3_CLK U12 16V
6
VIN VOUT
1 VDDOCD 0603
5 2 R47
VIN ADJ
R42 4 3 100k GND_D
C96 EN GND C109 C97 C98 C99 C100 C101 C102 D9
10k 0603
4.7uF 10000pF 4.7uF 0.010uF 4700pF 10000pF 10000pF 10000pF 30V CTRL_SCK
0603 MIC94325YMT-TR 1%
16V 50V 16V 25V 50V 50V 50V 50V CTRL_CSB
0603 1% 0603 0603 0603 0603 0603 0603 0603 SDO
CTRL_SDI
R48
1/10 W
78.7k
1%
DS20005656B page-53
GND_D
GND_D
A.13 ADM00679 – SCHEMATIC (FPGA)
DS20005656B-page 54
R1
4.7k
38 0603 111 1 74 OUT1
BANK 2
BANK 3
BANK 1
IO_L65N_CSO_B_2 EXT_INT IO_L66N_SCP0_0 CTRL_OEB IO_L83N_VREF_3 IO_2V5_0_N IO_L74N_DOUT_BUSY_1
BANK 0
39 INIT_B 5% 112 2 75 OUT2
IO_L65P_INIT_B_2 IO_L66P_SCP1_0 CTRL_OED IO_L83P_3 IO_2V5_0_P IO_L74P_AWAKE_1
40 114 5 78
IO_L64N_D9_2 SCK IO_L65N_SCP2_0 CTRL_OEC IO_L52N_3 IO_2V5_1_N IO_L47N_1 IO_2V5_13_N
41 115 6 79
IO_L64P_D8_2 MOSI IO_L65P_SCP3_0 CTRL_SDI IO_L52P_3 IO_2V5_1_P IO_L47P_1 IO_2V5_13_P
43 116 7 80
IO_L62N_D6_2 MISO IO_L64N_SCP4_0 CTRL_CSB IO_L51N_3 IO_2V5_2_N IO_L46N_1 IO_2V5_9_N
44 117 8 81
IO_L62P_D5_2 CSBAR IO_L64P_SCP5_0 CTRL_SCK IO_L51P_3 IO_2V5_2_P IO_L46P_1 IO_2V5_9_P
45 118 9 82
IO_L49N_D4_2 FPGA_RST IO_L63N_SCP6_0 IO_3V3_7_N IO_L50N_3 IO_2V5_4_N IO_L45N_1 IO_2V5_10_N
46 119 10 83
IO_L49P_D3_2 SPI_RST IO_L63P_SCP7_0 IO_3V3_7_P IO_L50P_3 IO_2V5_4_P IO_L45P_1 IO_2V5_10_P
47 120 11 84
IO_L48N_RDWR_B_VREF_2 USB_CONFIG IO_L62N_VREF_0 IO_3V3_9_N IO_L49N_3 IO_2V5_3_N IO_L43N_GCLK4_1 CLK1_N
48 121 12 85
IO_L48P_D7_2 IO_3V3_17 IO_L62P_0 IO_3V3_9_P IO_L49P_3 IO_2V5_3_P IO_L43P_GCLK5_1 CLK1_P
50 123 14 87
IO_L31N_GCLK30_D15_2 GP4 IO_L37N_GCLK12_0 40MHz_N IO_L44N_GCLK20_3 CLK0_N IO_L42N_GCLK6_TRDY1_1 IO_2V5_15_N
51 124 15 88
IO_L31P_GCLK31_D14_2 GP7 IO_L37P_GCLK13_0 40MHz_P IO_L44P_GCLK21_3 CLK0_P IO_L42P_GCLK7_1 IO_2V5_15_P
55 126 16 92
IO_L30N_GCLK0_USERCCLK_2 IO_3V3_12_N IO_L36N_GCLK14_0 IO_3V3_11_N IO_L43N_GCLK22_IRDY2_3 IO_2V5_16_N IO_L41N_GCLK8_1 IO_2V5_17_N
56 127 17 93
IO_L30P_GCLK1_D13_2 IO_3V3_12_P IO_L36P_GCLK15_0 IO_3V3_11_P IO_L43P_GCLK23_3 IO_2V5_16_P IO_L41P_GCLK9_IRDY1_1 IO_2V5_17_P
57 131 21 94
IO_L14N_D12_2 IO_3V3_10_N IO_L35N_GCLK16_0 IO_3V3_13_N IO_L42N_GCLK24_3 IO_2V5_18_N IO_L40N_GCLK10_1 IO_2V5_14_N
58 132 22 95
IO_L14P_D11_2 IO_3V3_10_P IO_L35P_GCLK17_0 IO_3V3_13_P IO_L42P_GCLK25_TRDY2_3 IO_2V5_18_P IO_L40P_GCLK11_1 IO_2V5_14_P
59 133 23 97
IO_L13N_D10_2 IO_L34N_GCLK18_0 IO_3V3_14_N IO_L41N_GCLK26_3 IO_2V5_20_N IO_L34N_1 IO_2V5_12_N
60 M1 134 24 98
IO_L13P_M1_2 IO_L34P_GCLK19_0 IO_3V3_14_P IO_L41P_GCLK27_3 IO_2V5_20_P IO_L34P_1 IO_2V5_12_P
61 137 26 99
IO_L12N_D2_MISO3_2 IO_3V3_8_N IO_L4N_0 IO_3V3_1 IO_L37N_3 IO_2V5_6_N IO_L33N_1 IO_2V5_11_N
62 138 27 100
IO_L12P_D1_MISO2_2 IO_3V3_8_P IO_L4P_0 IO_3V3_2 IO_L37P_3 IO_2V5_6_P IO_L33P_1 IO_2V5_11_P
64 3V3_VDD 139 29 101
IO_L3N_MOSI_CSI_B_MISO0_2 IO_3V3_16 IO_L3N_0 IO_3V3_3 IO_L36N_3 IO_2V5_5_N IO_L32N_1 IO_2V5_8_N
65 DIN 140 30 102
IO_L3P_DO_DIN_MISO_MISO1_2 IO_L3P_0 IO_3V3_4 IO_L36P_3 IO_2V5_5_P IO_L32P_1 IO_2V5_8_P
66 141 32 104
IO_L2N_CMPMOSI_2 IO_3V3_6_N IO_L2N_0 IO_3V3_5 IO_L2N_3 IO_2V5_7_N IO_L1N_VREF_1 IO_2V5_19_N
67 R2 142 33 105
IO_L2P_CMPCLK_2 IO_3V3_6_P IO_L2P_0 IO_3V3_15 IO_L2P_3 IO_2V5_7_P IO_L1P_1 IO_2V5_19_P
69 M0 4.7k 143 34
IO_L1N_M0_CMPMISO_2 IO_L1N_VREF_0 SDO IO_L1N_VREF_3 IO_2V5_21_N
70 R3 51R CCLKR 0603 144 35 U1E
IO_L1P_CCLK_2 IO_L1P_HSWAPEN_0 IO_L1P_3 IO_2V5_21_P
71 FPGA_DONE 5%
DONE_2
72 U1F U1C
CMPCS_B_2
37 PROG_B
PROGRAM_B_2
U1D
FPGA_DONE
GND_D
PUSHBUTTON TO FORCE THE RECONFIGURATION 3V3_VDD
122
VCCO_0
3V3_VDD 125
VCCO_0
135
VCCO_0
2V5_VDD
R4 FPGA JTAG 76
VCCO_1
4.7k J8 J9 86
**DNI (Do Not Install) VCCO_1
0603 J4 3V3_VDD 103
VCCO_1
5% 1 FPGA_TDO 106 OUT1 1 OUT2 1
R5 TDO
PROG_B 2 FPGA_TMS FPGA_TMS 107 3 3V3_VDD
PROGB_IN TMS GND
2
3 FPGA_TCK FPGA_TCK 109 13 42
4
GND VCCO_3
GND_D 96
GND
108 1V2_VCCINT
GND
113 19
GND VCCINT
GND_D 130 28
GND VCCINT
136 52
GND VCCINT
89
VCCINT
Default config set to Master Serial M(1:0) = 01 128
VCCINT
R6 R7
3V3_VDD 3V3_VDD
3V3_VDD GND_D
D5V 20
100R 100R VCCAUX
U_FPGA_DECOUPLE 36
VCCAUX
2016 Microchip Technology Inc.
R8 FPGA_DECOUPLE.SchDoc GND_D 53
VCCAUX
51R R9 U2 3V3_VDD 90
VCCAUX
R10 R11 DIN 22R 1 20 PROM JTAG 129
**DNI 0R LD1 D0 VCCJ VCCAUX
4.7k 2 19
GREEN (DNC) VCCO
0603 0603 CCLKR 3 18 J5 3V3_VDD
CLK VCCINT
5% PROM_TDI 4 17 PROM_TDO 1 U1A
TDI TDO
M1 R12 PROM_TMS 5 16 2 PROM_TMS
TMS (DNC)
M0 330R PROM_TCK 6 15 3 PROM_TCK
TCK (DNC)
0603 R13 4.7k 7 14 4 PROM_TDO
3V3_VDD CF (DNC)
5% INIT_B 8 13 5 PROM_TDI
3 OE/RESET CEO
R14 R15 9 12 6
(DNC) (DNC)
4.7k 0R **DNI FPGA_DONE 1 Q1 FPGA_DONE 10 11
CE GND
0603 0603 BSS123 HDR-2.54 Male 1x6
5% 2 XCF04S-VOG20C GND_D
GND_D
GND_D
GND_D
"DONE" LED
A.14 ADM00679 – SCHEMATIC (FPGA DECOUPLING CAPACITORS)
2016 Microchip Technology Inc.
For 1V2_VCCINT
1V2_VCCINT
C3 C4 C5 C6 C7 C8 C9
100uF 47nF 1000pF 1000pF 1000pF 1000pF 1000pF
6.3V 16V 50V 50V 50V 50V 50V
TANT-B 0603 0603 0603 0603 0603 0603
GND_D
C10 C13 C14 C15 C16 C11 C17 C18 C19 C20 C12 C21 C22 C23 C24 C25 C26
33uF 47nF 1000pF 1000pF 1000pF 33uF 47nF 1000pF 1000pF 1000pF 33uF 47nF 1000pF 1000pF 1000pF 1000pF 1000pF
10V 16V 50V 50V 50V 10V 16V 50V 50V 50V 10V 16V 50V 50V 50V 50V 50V
TANT-B 0603 0603 0603 0603 TANT-B 0603 0603 0603 0603 TANT-B 0603 0603 0603 0603 0603 0603
GND_D
GND_D GND_D
For VCCO_2
3V3_VDD
C27
For VCCO_3 For XCF04S
C30 C31 C32
33uF 47nF 1000pF 1000pF 2V5_VDD 3V3_VDD
10V 16V 50V 50V
TANT-B 0603 0603 0603
C28 C33 C34 C35 C36 C29 C37 C38 C39 C40
GND_D 33uF 47nF 1000pF 1000pF 1000pF 33uF 47nF 1000pF 1000pF 1000pF
10V 16V 50V 50V 50V 10V 16V 50V 50V 50V
TANT-B 0603 0603 0603 0603 TANT-B 0603 0603 0603 0603
DS20005656B page-55
GND_D GND_D
A.15 ADM00679 – SCHEMATIC (CONNECTORS)
DS20005656B-page 56
GND_D J1 J2
GND_D
A1 C1 IO_2V5_0_P A1 C1 IO_2V5_15_P
B1 D1 IO_2V5_0_N B1 D1 IO_2V5_15_N
BG1 DG1 BG1 DG1
IO_2V5_1_P A2 C2 IO_2V5_2_P IO_2V5_16_P A2 C2 IO_2V5_17_P
IO_2V5_1_N B2 D2 IO_2V5_2_N IO_2V5_16_N B2 D2 IO_2V5_17_N
BG2 DG2 BG2 DG2
IO_2V5_3_P A3 C3 IO_2V5_4_P IO_2V5_18_P A3 C3 IO_2V5_19_P
IO_2V5_3_N B3 D3 IO_2V5_4_N IO_2V5_18_N B3 D3 IO_2V5_19_N
BG3 DG3 BG3 DG3
IO_2V5_5_P A4 C4 IO_2V5_6_P IO_2V5_20_P A4 C4 IO_2V5_21_P
IO_2V5_5_N B4 D4 IO_2V5_6_N IO_2V5_20_N B4 D4 IO_2V5_21_N
BG5 DG4 BG5 DG4
IO_2V5_7_P A5 C5 IO_2V5_8_N IO_3V3_6_P A5 C5 IO_3V3_7_P
IO_2V5_7_N B5 D5 IO_2V5_8_P IO_3V3_6_N B5 D5 IO_3V3_7_N
BG4 DG5 BG4 DG5
IO_2V5_9_P A6 C6 IO_2V5_10_P IO_3V3_8_P A6 C6 IO_3V3_9_P
IO_2V5_9_N B6 D6 IO_2V5_10_N IO_3V3_8_N B6 D6 IO_3V3_9_N
BG6 DG6 BG6 DG6
IO_2V5_11_P A7 C7 IO_2V5_12_P IO_3V3_10_P A7 C7 IO_3V3_11_P
IO_2V5_11_N B7 D7 IO_2V5_12_N IO_3V3_10_N B7 D7 IO_3V3_11_N
BG7 DG7 BG7 DG7
IO_2V5_13_P A8 C8 IO_2V5_14_N IO_3V3_12_P A8 C8 IO_3V3_13_P
IO_2V5_13_N B8 D8 IO_2V5_14_P IO_3V3_12_N B8 D8 IO_3V3_13_N
BG8 DG8 BG8 DG8
IO_3V3_1 A9 C9 IO_3V3_3 IO_3V3_14_P A9 C9 IO_3V3_15
IO_3V3_2 B9 D9 IO_3V3_4 IO_3V3_14_N B9 D9 IO_3V3_16
BG9 DG9 BG9 DG9
IO_3V3_5 A10 C10 CLK2_P IO_3V3_17 A10 C10 CLK3_P
2016 Microchip Technology Inc.
CONN-1469028 CONN-1469028
NOTES:
TX0
SEL0
NEG0
POS0
SEL0
NEG0
POS0
TX0
TX0
NOTES: