Scribd
Upload
2 views

Digital and Logic Circuits_final_rotated

Uploaded by

zeyaadrageb
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
2 views

Digital and Logic Circuits_final_rotated

Uploaded by

zeyaadrageb
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 8

FACULTY OF ENGINEERING agToi e ed 2 Hours

Course Digital & Logic Circuits I Marks: 40


Code ECE211 Date of Exam: 13.01.2024 )

Choose the correct answer:

X=(3501)10
1. X = ( ____ )16
a. CAC b. DAD c. EAE
2. x = ( )2
a. 1101 0101 1101 b. 1101 1010 1101 c. 1011 0101 1011
3. X= ( )8
a. 6665 b. 5566 c. 6655
4. The two's complement of ( — X ) is . (3 pointsJ
a. 1111 0010 0101 0011 b. 1000 0010 0101 0011 c. 0010 0101 0011

If X =(1010)›, Y (0101)
s. X+Y=( ) (2 points)
a. 1111 0000 b. 0000 1111 c. 0001 0000
6. b) Y — X = ( )2(SM) (2 points)
b. 1000 1010 b. 1111 0101 c. 1000 0101
7. c) X x (—Y) = ( t2(two’s complement) (2 points)
c. 1100 1110 b. 0111 0011 c. 0011 0010
8. d) X / Y ( )2(SM)
d. 0000 0010 b. 0010 0000 c. 0100 0000

The Boolean funcfion of the presented logic diagram


A
B
A
C
9. is expressed by I3 parole)
a. (A + B) + (A + C) b. AB + AC c. (A+B)(A+C)
10. IS function. (3 points)
a. POS b. SOP c. Universal NAND
11. can be reduced to (3 points)
b. AC + BC b. A + C c. A + BC

12. A J-K flip-flop with J=1 and K=1 has a 10 kHz clock input. The Q output iS {J poinrJ
a. constantly High b. a 10 kHz square wave c. a 5 kHz square wave
zs. In general, a multiplexer has: {y points
a. one data input, several data outputs, and selection inputs
b. one data input, one data output, and one selection input
c. several data inputs, one data output, and selection inputs
14. The waveforms in the following figure are applied to the J-K and clock inputs as indicated.
Determine Q output, assuming that the flip-flop is initially RESET. (1 pointJ

CLK
j

k
s. The input waveforms in the following figure are applied to a 2-bit adder. Determine the
waveforms for the sum and the output carry in relation to the inputs by constructing a timing
diagram. (1 point)
16. You have 2x4 decoder (Active Low), Design its combination logic circuits. (3 points)
J 7. The data —input and data-select waveforms in the following figure are applied to the
multiplexer. Determine the output waveform in relafion to the inputs. /J.S poinrsJ
18. The serial data-input waveform (Data in) and data-select inputs (S0 and S1) are shown in the
following figure. Determine the data-output waveforms on D0 through D3 for the
demultiplexer. (1 point)
19. If the S' and R' waveforms in the following figure are applied the inputs of the Latch, determine
the waveform that will be observed on the Q output. Assume that Q is initially LOW.
(1.5 points)
20. YOU have the following truth table of an encoder. Design its combination logic circuits.
(3 points)

You might also like