Jan-22 IO interfacing MM class (1)
Jan-22 IO interfacing MM class (1)
Interfacing memory…recap…
•Decode the address bus to generate unique pulse corresponding to device address on
the bus called device address bus or I/O address pulse.
•Combine the device address pulse with the control signal to generate a device select
pulse(I/O select) that is generated only when both signals are asserted.
For data transfer from processor to output device the following operations are
performed.
•The processor will load the data to the port.
•The port will send a message to the output device to read the data.
•The output device will read the data from the port.
•After the data have been read by the output device the processor can load the next
data to the port.
A7 A6 A5 A4 A3 A2 A1 A0
Decoder i/p
1 1 0 1 0 1 0 0 D4 =101 =>5
1 1 0 1 0 1 0 1 D5
Chip select
1 1 0 1 0 1 1 0 D6
connected to
1 1 0 1 0 1 1 1 D7 o/p pin5
END