Scribd
Upload
2 views

designexample (1)

The document outlines a design example for a combinational logic circuit to detect if a BCD digit is prime. It details the steps including determining inputs and outputs, creating a truth table, deriving a simplified Boolean expression using a K-map, and implementing the design. The process is iterative, allowing for revisions at any step as needed.

Uploaded by

Kavindra Jain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
2 views

designexample (1)

The document outlines a design example for a combinational logic circuit to detect if a BCD digit is prime. It details the steps including determining inputs and outputs, creating a truth table, deriving a simplified Boolean expression using a K-map, and implementing the design. The process is iterative, allowing for revisions at any step as needed.

Uploaded by

Kavindra Jain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

ECE331 Jens-Peter Kaps

Digital System Design

Prime Number Design Example


Problem Statement: Implement a minimized (SOP) combinational logic circuit to detect if a
BCD digit is prime (0,1,2,3,5,7).
1. Step: Determine Inputs and Outputs
Inputs: Outputs:
b3,b2,b1,b0 Let P=1 indicate Prime
b3 -BCD MSB, b0 -BCD LSB Let P=0 indicate Not Prime
2. Step: Derive Truth Table and create outputs

Row b3 b2 b1 b0 BCD P
0 0 0 0 0 0 1
1 0 0 0 1 1 1
2 0 0 1 0 2 1
3 0 0 1 1 3 1
4 0 1 0 0 4 0
5 0 1 0 1 5 1
6 0 1 1 0 6 0
7 0 1 1 1 7 1
8 1 0 0 0 8 0
9 1 0 0 1 9 0
10 1 0 1 0 - X
11 1 0 1 1 - X
12 1 1 0 0 - X
13 1 1 0 1 - X
14 1 1 1 0 - X
15 1 1 1 1 - X

X – means “don't care”. These cases should never happen.

1
ECE331 Jens-Peter Kaps
Digital System Design

3. Step: Determine simplified Boolean expression.


K-Map:

b1b0\b3b2 00 01 11 10
00 1 0 X 0
01 1 1 X 0
11 1 1 X X
10 1 0 X X

P= b3 b2 b3 b 0 or P= b3 b2 b 2 b0


4. Step: Implement
choosing P= b3 b2 b3 b 0

b2

b3
P

b0

Don't need b1.


Full design would require specific IC, timing analysis, ...
5. Step: Verify

At any step, the designer might have to go back to step 1 and redo parts of the process. This is an
iterative process.

You might also like