0% found this document useful (0 votes)
8 views

FPGA_Set_1_0

This document is a model question paper for the M-Tech I Semester Regular Examinations in FPGA Architecture and Applications, dated February 2017. It consists of five units with multiple questions covering topics such as read-only memories, CPLD functional blocks, FPGA applications, and various architectures like XILINX and ACT. Each question carries equal marks, and students are required to answer one question from each unit.

Uploaded by

hodece
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
8 views

FPGA_Set_1_0

This document is a model question paper for the M-Tech I Semester Regular Examinations in FPGA Architecture and Applications, dated February 2017. It consists of five units with multiple questions covering topics such as read-only memories, CPLD functional blocks, FPGA applications, and various architectures like XILINX and ACT. Each question carries equal marks, and students are required to answer one question from each unit.

Uploaded by

hodece
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

INSTITUTE OF AERONAUTICAL ENGINEERING

(AUTONOMOUS)
Code No: BES005
MODEL QUESTION PAPER - II
M-Tech I Semester Regular Examinations, February 2017
FPGA ARCHITECTURE AND APPLICATIONS
(Embedded Systems)
Time: 3 hours Max. Marks: 70
Answer ONE Question from each Unit
All Questions Carry Equal Marks
All parts of the question must be answered in one place only

UNIT I

1. (a) Explain in detail about read only memories. [7M]


(b) Describe the functional blocks of XCR3064XL CPLD. [7M]
2. (a) Distinguish between PLA and PAL. [7M]
(b) Design of parallel adder using CPLD architecture. [7M]

UNIT II

3. (a) List the applications of FPGA. [7M]


(b) What are the various methodologies of FPGA? [7M]

4. (a) Realize switching function (2, 3, 4, 6, 7) using 2 input LUTs. [7M]


(b) Explain in detail about programmable I/O blocks in FPGA. [7M]

UNIT III

5. (a) Compare the XILINX XC 2000 and XC 3000 architectures. [7M]


(b) Explain the functional blocks of XILINX XC 4000 architecture. [7M]

6. (a) Why SRAM based FPGAs are popular when compared to other types? [7M]
(b) Explain the architecture of XILINX XC 3000 architecture. [7M]

UNIT IV

7. (a) Discuss the concept of ACT 2 architecture. [7M]


(b) Relate Shannon expansion theorem in ACT architectures. [7M]

8. (a) With neat diagram explain the functional blocks of ACT 3 architecture. [7M]
(b) Describe the functionality of ACT 2 architecture. [7M]

UNIT V

9. (a) Design a counter using suitable programmable logic device. [7M]


(b) Describe the operation of fast video controller for a robot manipulator. [7M]

10. (a) Explain the operation of fast DMA controller. [7M]


(b) Design the accumulator using ACT architectures. [7M]

You might also like