0% found this document useful (0 votes)
60 views52 pages

Digital Systems Design - EC3352 - Hand Written Notes - Unit 3 - Synchronous Sequential Circuits

The document outlines the curriculum for the Electronics and Communication Engineering program at Anna University under Regulation 2021, detailing subjects for each semester from the 1st to the 8th. It includes core courses such as Professional English, Engineering Physics, Digital Systems Design, and electives related to Embedded Systems and Artificial Intelligence. Additionally, it provides notes on Synchronous Sequential Circuits, including flip-flops and their operations.

Uploaded by

maha.pre
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
60 views52 pages

Digital Systems Design - EC3352 - Hand Written Notes - Unit 3 - Synchronous Sequential Circuits

The document outlines the curriculum for the Electronics and Communication Engineering program at Anna University under Regulation 2021, detailing subjects for each semester from the 1st to the 8th. It includes core courses such as Professional English, Engineering Physics, Digital Systems Design, and electives related to Embedded Systems and Artificial Intelligence. Additionally, it provides notes on Synchronous Sequential Circuits, including flip-flops and their operations.

Uploaded by

maha.pre
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 52

Anna University ECE - Reg 2021

1st Semester 2nd Semester 3rd Semester


Random Process & Linear
Professionsal English I Professional English II
Algebra
Statistics and Numerical C Programming & Data
Matrices and Calculas Methods Structures
Engineering Graphics Signals and Systems
Engineering Physics
Physics for Electronics
Electronic Devices and Circuits
Engineering
Engineering Chemistry
Electrical and Instrumentation Control Systems
Engineering
Problem Solving & Python
Programming Circuit Analysis Digital Systems Designs

4th Semester 5th Semester 6th Semester

Electromagnetic Fields Embedded System & IOT


Wireless Communication Design

Networks & Security Artificial Intelligence &


VLSI and Chip Design
Machine Learning
Linear Integrated Circuits Transmission Lines & RF Open Elective I
Systems
Digital Signal Processing Professional Elective I Professional Course III

Communication Systems Professional Elective II Professional Course IV

Environmental Sciences &


Sustainability Mandatory Course I Mandatory Course II

7th Semester 8th Semester

Human Values & Ethics Project Work

Elective Management

EEE ECE
Open Elective II CSE
Open Elective III Click on clouds to navigate
other departments
Open Elective IV

MECH CIVIL
http://www.poriyaan.in
4931_Grace college of Engineering,Thoothukudi

DEPARTMENT OF ELECTRONICS AND COMMUNICATION


ENGINEERING

B.E. Electronics and Communication Engineering

E
Anna University Regulation: 2021
CO
EC3352 –DIGITAL SYSTEM DESIGN

II Year / III Semester


E
AC

Hand Written Notes


GR

Unit – III

SYNCHRONOUS SEQUENTIAL CIRCUITS

Prepared by,
Mrs. E. M. Uma selvi , AP/ECE

EC3352_DSD

1 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

E
Unit – III

CO
SYNCHRONOUS SEQUENTIAL CIRCUITS
E
AC
GR

EC3352_DSD

2 www.Poriyaan.in
UnIT-
4931_Grace college of Engineering,Thoothukudi

SEQUENTPL 1RCUIT.
yNCHRo NIOUS
Flip Flop:
Triital cicu multivibradee.

Knd e bi- stalle


czcitt
wkich hau
Dt u a
equenti
s copalle sp
talle. stetes theuby
memely bitle b
Seuira As he

nboduction E
CO
Nenmll
rvetcek
CE

sbale conditons 4Ca


They ave tue
RA

Le Suitcheed he hor One

aPpropriate inpus.
G

These. table Conitiony a e w ually callad

btates of ha Cincuis

Theya ICHigh) oo (low)


Complicated FE clock as the

Conbelp.
These clocked FF -a ued wheneua
e pA Signo u t occ withunca

panhcuular
EC3352_DSD
Seuenca
3 www.Poriyaan.in
Tupe FipFlop CFF):.
4931_Grace college of Engineering,Thoothukudi

. SR Fl Flop

clockeol
SR FF
3. K, FF

h. TRFF with
Pre-se Cleas.
S T - FF

6 D FF

Maste 3lave
7
eslge tiggead FF.
ses FEFE:
FeL meme
E
ciiceit
CO
* Fe ogie Cenuel ewces

Fe Cowde Sevices
CE

Register Devica.
Fe

SR Fh Flop
RA

t at p , Sets)4 Reuet(R)
G

ate Latch
SR FF NAND

The cedhack roguird

D boy
te pn
connecting
daauential ivcwi

o/p NoND
vice veua.
AND.2 2
t V of
Cirut p deperds

allo n .
e ilp

EC3352_DSD

4 www.Poriyaan.in
rst

aea c
acttie low
4931_Grace college of Engineering,Thoothukudi

sRa Stats sET p


wll Jet o,
The

Set
wher &6T-u' o ( l o s )
R6SET
o-e when
o d
Reset wll
HeLeb

RESET - i o ( l a o

invalid ltcko
ae I hen it
eth olp
setting /pator
mean

conditen
The SET
p to o
RES ET meaanN setEng

E
A e m a u n

held conditin, / P H
CO
om pTeibuy ltdo
There no charg. sn.

NOR Latch
R -
FF- gati
CE

atch cincuit can ak


The
R danperucteol ug9
RA

S l , =l, Roo, set to : SET moda. opelekon


G

I,Ro1
A
,he, 0, a-o INVALID CDndtn

H S2, R21 hen a o , - i R ESET mode epeudio

¥ SET Ve wdl Jct = 1 hen


s Ra Strtu
o o / td SET CHgh)
0' IReset
o Set RESET i/ wil Rew Qwhen
t j 0/hvotdl
REsE T (High).
EC3352_DSD

5 www.Poriyaan.in
The Clock
4931_Grace college of Engineering,Thoothukudi

a) Pasitive
g9ing haniHn

b) Neaatiwe a6ing antien


thantis
hen yhen he clock hangeuhom a Low State to
aHtGH tata , thià,is called. P9ite9

E
bronnitien» PGT) s peie gges
edge 09gesac
CO
When th clock change om HIGH te Louo

it hegatine edge ggetad


CE

flop:-
edibe edge gqescdSR-Fip
RA

D
G

PoShive

Hettcie
CP

R
WAND gata.
Plop uing

EC3352_DSD

6 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

CP

D L
NOR gate
b)SR lop uug
ut c
a a dyfoertide
The edge debech
The tiait Output SespondE te te
s?
CO
P Only at the Peihue edges a the dok

Pulse A any etheu intans o tuee


CE

SR
SR Up top wll rel seipsnd te the changa hanga
Anput
RA

S
CP
G

ymbel.

CP S R n+l Stado
do change (c
Repet

Set
O
ndeteuwrot

EC3352_DSD X
NC
7 www.Poriyaan.in
S
4931_Grace college of Engineering,Thoothukudi

Chana ceus ic equatn

Caje

4 S R-o, 2 c.P is oppied , p do not dkang


ie) Gh Qn
Case 2
E
CO
4 Szo, R: I CPs pplied, Wna:°
Case 3)
S , Rro, CP aPpea,
CE

SR CP applied h a Stte ef
RA

delred... t i n d etetminte

Vnput 4 dtkpt wueteis


G

CP

LUL
R

EC3352_DSD

8 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
D.Fip Fop SR h p Flapa
dsnusbrck
The S 4R-
Outpicd whe
Jnoleteinatn

D-Flip flop Data Ff lecau


aluo called
D FF à datn, todics
ernemie
Lat c h t
i callty
FF.
caled as delay
Gan also l e
n the
Cheatc
deloy
Cued
te

a cicut

proce data tuough

E
contuctdby coonectie
D- FE
CO
of
NA ND vete
Yp teminely SR F wih a

Din D D
CE

nat
D
RA

ogic umls?
ogi Diagiam
G

clock n put Preent


Pulse Ctate Next stcta
CP 3ta
Qn
O

O Reet
Set
X an No chage

EC3352_DSD

9 www.Poriyaan.in
A s e 1 : -

4931_Grace college of Engineering,Thoothukudi

When D-o,
P>1 then uhotcues istha prejent
uhetce
State n o 61 he next
h et Stdo
Stado
Thus stato as
Colled Reset s tata

When dhe
ahe e D,CP:1 (Onzo e)
the nent erta.
( ) 1) Tha is cald Set Stata

E
Case

WWhen dk
p
CO
Do I , CP-o ,2 wheteuol
stho. Preset Stata Deut stto des het chang.

Thu tate Called no chang State


CE

-map Simplicatisn.
RA

D na D
the haucteuic egahn
This
D
G

Furis) talle Ercitaeo

Viming daqram

CP

Neo Retet/
Sel

EC3352_DSD

10 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
JK Fp Pop-

Dt he mBf
widely uded e ad

th dhe eguontil cheuit deliga


unvend
a FF K a i t
COnadeod te he an

o SR FF wAuis
YThe imiteto
stato Tk F
n detemrate, Ovecomne

JK hen eth
a
Yp a higk

e FF go e

E
toggle
CO
cp Q
CE

ogic Syonlel
ogic diaq tarn
RA

Mth talle
clock Drput
Preseat Neusiate
G

PAte St ole
CP

No dharge
Reget
Set

Toggie
X X O emplemet)|
** Ne chang

EC3352_DSD

11 www.Poriyaan.in
Opesaton J el
4931_Grace college of Engineering,Thoothukudi
he
elo

When dhe
put TO, the hcdtueL

P. Stata ( n
=o t)), he neat statn u2eno Gpo)
tat olled
Ths Reyet

Whe the nput T 1, ko, CP:l, hatee


he present Strta
(Q,so ) He n-s (

E
This Callod Set state
CO
Cose 3-

When T=,kel, Co-1, P.S ih Q,:0

n.S n . when tha


CE

P.S QnsI the n.s is Gn4>0.

This Calleod toggle bi Complemetay stcrta


RA

Case
a
When Jro, k-0 , cp-0 el, whateuer is
G

doos hot Change.Th Called


P.3, a
P.8, bs

Stceto
No hange

eaton n
Chanacteustic

EC3352_DSD

12 www.Poriyaan.in
Exitatis a e
4931_Grace college of Engineering,Thoothukudi

ming di agram

E
CO
t 4 ho
CE

Dt ffea om tini poblen callad ra


RA

Theofeto t à not practieally pesbe te


get soggle itato, Leth Jk all igh.
G

Race Bndibeo e Race hazald

Tt oceu cuhen
deperderet on ho. eLoncoa uring ef ethe

Uncontellalle enerts

A e change tato, a wnd


delay wll OccLuL ehsa a p hahges4
te ehysical ha oeleckove ystem
The op may hange
EC3352_DSD

13 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
wn Wanteel lata Uerck te dhe
sctting
detig hed tda

(3) COnsicde tvep wth a

D 3ato
ogc S/e A te Ona. p 4 vo T A tas
A.
A
o o o lalay
O fale
Olp &hould heue take
onger lume to propagda te secerd p thon

t Whe 4
E
Changes for falbe
to tiue
CO
duwng wich heth p ate tue 4 Jo tho qato
olp wiHl allo e ue
CE

1Flp flop
T FF alo Enoun a To agla fli flop
RA

T. FP modd icotion e Tk ip. Lop.


T F 0btained. aTk + ky ctn neching
G

beth p T4 k kogekhe

D
SLEdae AL
defre
-

when
Ohen Tco ,Jzkzo, NC whe T:1, T:k»

ole kogget
EC3352_DSD

14 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

CP

oqic Srhe

o T /

Dioram

LLLT
E
CO
CE

Maste save SR FF:


Construcked uon we lip ps
RA

Une CkE
Seues al a mehe 4- ethe

aSlave OveAcll ekk maste slaue tt.


G

Mater shwe

CP
he FA o pesitve level
Bo th
k
u t invete Cennecked at cl tp
biggered
ge a t the
Slaue FFf orcs
neg a u Reue
EC3352_DSD

15 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
hado cleteimin ed
aAte FF i
the S R
Yp at
ye. clock Puse

Stade maste hen ihonfemad

an P t Slau FF

E
CO
L
0MAte ape Slo M
CE

Set Tesct Telet Ne N

ayte Sloaue Tk FF
RA

Male
G

te maste FFr
maste F
dnectly
ss
sConected

Ck nvetes te-lawe Fr,

C O n n e c t e d
ough
ut it
tanlitttd
te
at J 4 K Vp
Tnleimatico
ckock pulse f
FF tne
tmate
P e clock puue
Ctl
held theu

a l l o u eo
d te Aas hiorgh
t
veh
alte tw Maue FE.
EC3352_DSD

16 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

clk
N)
L

L oggle
enains
ame at
Whe T k-0 , lp maste
alo Teman Same
+e clock Thuy olp at slaue

E
at e clock
CO
1eset at n e . T h e
when Tro, N21, mast

omaste gse te x Jp tslaue


high
CE

Theelea at -e
-ve ckock Alau Aelets aga

Copying he a uten mateL


RA

When J: , k>o mate Sebs at +ne ck.

gh e dhive 'p oslave Ao ot


G

m ate

eck laue Sets opying actien smalte

when T- k:1, masteL


oggles an te k
Saue copie p et mas n -e clok

EC3352_DSD

17 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
clocked Sequortia reut
Presert stato
The satus all stade vaialde

sEne tume ohete the


nert clock edgo

Me preJet CEndden Called relent s t t a

Next stat
Vavaldes
The statis all sleta
o

E
Cendition
tat
sme ume t+, ePresents
CO
Ccalled nent Stato
e Clocked seguuOrtiak
dynchionou
The models.
ue
CE

HEAreserteal
CiHCu&

Moeie model.
preset
RA

Sntha
depend nly
The p
heipHop
Stoto
G

et FS
Mely hodel olepends
beth e PS

The P

the p.

MOOve Model FE AAD Zie,


2Jk
cenist or
.
one XE de
hos
The Ciucit

EC3352_DSD

18 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Vainlste

le
Vasllel Next Hea
Stato elerenls
Vavabta
derodes
tato Vatidlles

deperds ly on PSo FF, it opfen

only
only aftes the clock Pulo applied.
e)t Vasies w ynchuensn h cock

E
CO
Mealy Nodel
skea aivguauir

ol
CE

NS Merno derode
sdecoder el emealr Vaialde
RA

Skolt Vel
G

Moore Healy
Op a fhd o P.S onky . ol o ob PS

awolas PreJent
. p chanqes do net
. afect dhe a/p 4ck
olRect dha. olp

p. Reguur 048 no. e


3. Requie m e no, &

Ststa. tee Jmplemextiny Stat


EC3352_DSD
Same unctu.
19 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Repyeserkis
Sequontial carwA
Stato Diogu
g

PiCtorial
Sequental ckt
MePrsertausn vehaviou

The Stata epresorted by he rede


onsit b/u tatos Jndicated y diectd

Line Cenned h Cr cles


ibreif
Drecte ne onectirg
aircde
usidh

jndicatas hs Same ag
E P.S.
CO
skato
Binay ho in&ide each aede i

repreierieol y dha irde


peaed y7
CE

Two Run no

p valuA tate ranuitin Jaleltactirs


RA

Olp valuesesnd

o/
G

/olo

diagran a M e a l y Ckt
Sh

EC3352_DSD

20 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

Stale diagran Hoala

Seprejent Stat
Bin no Outside

widhus
E
dhe drcle ecaue o
t
CO
depend endy Dn PS not on dAe .

kalla
CE

To buanlata h infemation Cankauned


RA

JJ State dagram t e a talul etm callad

tate kalta.
G

EC3352_DSD

21 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
PS en.ee olp

ransitin talle
*Value usignec t e each Stal

Assigmme Valug te Stat. Valiallas callod

E
Stato adignmet
CO
PS N
0/p
CE

A
RA

C
G

cloked Seuenhal Cwt


Anadysris
talle
Conptut the transi ton elle, stat
Moore Seapuatial ACwt
he
Stata di agrarn fot
agra
lvelos

EC3352_DSD

22 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

step
nput euatidn 4 tha
Deteunine the op fop
E
CO
the Jaquuential thttcicu

Op er the

Fe A8
CE

Ja B ka:B

Je kg xGDA
RA

Step 2
Dexive the anutis egucium
G

The thansiten egni e Jk -tcan

eleived e he chosacteuricA

Ja +RQ

B +X+B)
BQ+(XA)A
EC3352_DSD

23 www.Poriyaan.in
and
4931_Grace college of Engineering,Thoothukudi

B AB
Step3
Plot a
hext State.
map fet each ff
tot

B xa )A o

E
CO
D 6+ A 4o
CE

Step Plot the thandion alde Jy Cmbininq


RA

aleve tive map

NS Output
G

A F: (ADA)
O0 O

depends n Preyen
Nolte Moore ckh p Onky

on dha p.
Sra
EC3352_DSD
n
24 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Shep 5
YawAhe h c t talle
ro
avsigning aop, bO, C1o, 4 den

Prued t ataveu ttouolput

Ed
CO
Step
aw State diagram.
CE
RA
G

eign
Desiqn ot clockod
Sametial Ciruik.
Steps
Obtan stata kalble L given ckireon
uch a Akata
dogram, tnirg diagram
AJo-e sketa may e eduked oy bot
EC3352_DSD
Steoluon
bechrique25
www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

(Assign nay valuo ke each "Atata is h


Akcde balle

Debevnine dha o.
e p fapt heeded a.

asigna lete gmrol t each


Chee khe A f te e wed.

rom tate talle deive te CiYcLwt emiatian


ouhput balblat.

Using X-mop deie dhe cke unctisn


Cip-lop te E
CO
rau the logic diagra

Stoto Reckuction .
CE

redundant stat
X Avoi d

no.e}4, logie gata, Aaducing


RA

Reduse

a iralredundat euey petble st


TuO Stats a e Jaid to be
-same neat skate
G

o Y generata exasly -sarma op

Sede disqyan.

EC3352_DSD

26 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

Stepl: Detevnine the. Lkatr alte.et Fuie,


Jkate di ag ram.
Nesct state Outpu
resent Stae
X=o Xo

a C
b d e
d
d a d
d O

Step 2 Find
E
CO
euivalent bate
Shet C 2'e' au eguivalent ecaue c4e
ret h
CE

bcatas go ekctos c d 4 haue op gof4


e X=o >|.>espeetivel
State 'e i epled
RA

Reduead Sat tolle


G

Next S bccte
resent Ouput
Skeeta
o X Xro

b
O
b
C
C
O
d
a d

EC3352_DSD

27 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Redutaal
stata iagra

Stado agdignment Paohlem


aSeq. CkE
feta State dgm en elav.

E
Design
)
CO
oo olo
CE

o
RA

Slepl Jtetle
valu te cach
bincy
bincuy
Assign
G

aooo, b=ool,Csoo,ool, e :
loo

Shep ps hemdled. Since kkee


Find no .cf
we e9mie
atos
n 3 p{lop
Let D-

EC3352_DSD

28 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
excitätun galla.
salle
Step3Desie the
NS

'nA
Gny
Bn

E o
CO
CE
RA
G

Slep Deive Ck
ungk map

Da: , CnK+e,Cx D Pn Cn Xe,CX


EC3352_DSD

29 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

2 BnCn X + Ax

ne YOnd on
aignment sequw:
7tTeriJp AND
- two i}p
OA

2 ate t h 31 e
E
CO
Step Rule ekd mut Le odyacet{ b C. av edetst
Rule bAC etd

Step 6:
CE

Deive est eikater salle

PrdaotStatenputNe Stahe i agran


Glata ouhput
RA

ol
G

Yo

X* x

XXX X

XXx
EC3352_DSD

30 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

To Finel no. Led


generat
AeauOka

IFind no. 1 ' s n dhe Jeguanc

2 o's

Out o we
3. Take ha mo

N 4 esd no. ot po4, cheee i

delow
value n t Sotisy esn gven

(og ,ls)" - I | E
CO
mea

Eg0 Find the od ecl te enesate


CE

Seuan ltolol1.

no O's 2
RA

s 5

mas (,5)2 2"-1


G

Countes
A Counte u a Heqisten topalule

Couuntin ha noef clock pulses awvi at

EC3352_DSD

31 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

h. bit
unie
T
ogic Symbol o contes
Synchronou Counte
When cote clo ched 8uch dhat

each lip hlop t h o ounteu s4eqsteect

ggerecd at the

E
same time
CO
called ynchonouu Dunke

Synchonous Contes.-
CE

2E Consist a sevu tonnealisy

with da op eath
Complenertirg Gp-iop
RA

dhe
te dha clock p ip o
Connected
p-lop Thetkolding
G

next ighe otdet


CcEives a întmng
bot
leait Jigitioant

clock pule.

EC3352_DSD

32 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Sunthronou cou
synconou untek
NO Comechib
drive the clodk fo
cl e ot heat 4
hea

Sim
Clockol Simldoneovy
3. Corrples tkt
3. Simple ckt

E
CO
MoD -10 Coute
Draw the stato diagran o
CE
RA
G

Ripple Asynchonou Counber'

Consict eie Conneuon

mplemending Ctkh dhe eah


'put e dhe
plop Conneted te he chck

hert ughe- eder p lop


igh

p L
EC3352_DSD

33 www.Poriyaan.in
the of Engineering,Thoothukudi
H e e college
4931_Grace
lock input
hesecond Atoge
lop
iggend by the output the
tage

Lo
ourt 00 O

Jiage 2 3

E
CO
ion Rieple (Adynohnonous
Courteu):
. Detenmine sthe ro. a
p-lops heeded.
CE

Choese he type o -te e


3. Wite ta tuuth alle. eL tha Cownter.
RA

Leie reset loqic by k- map


icai
5 Draw the kogic diagrar
G

Poblem
0 Design
Deaign a BcD pple cowter uing Tktip

h o .of heedasl.
Sbep) Detetunjne
Cothte Jder uogh
dkales (o-a) ciej
BcD
1oLatu
e'o 4 °>A >
fet
totelly
okally
o. p ps4.
Step -4 to le cu4d Tk,
Type
EC3352_DSD

34 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

hep Tath talde

elk 8 D Oubput
A

O
2
Valid
3
O

E
CO
Jnvolidl
CE

tats
RA

Sbep 4' Doue S Oset logic. '


AB D
G

EC3352_DSD

35 www.Poriyaan.in
gic dieg
4931_Grace college of Engineering,Thoothukudi

8
TD LSP)

puble Retetog c
ADesign
Deign mod -6
ipple Coue uing
uimg Tp-Koo.
Tptp
slep No.e needed
E
CO
CouuhsC geJ thieugh o.s
. N= tetu. (t¬) 6 >trcti.

N
CE

ni3 de 3 f lops
RA

Type 6e ops e le cuedT

Shep3
G

clk A pu

Vald

tep'
it8

EC3352_DSD

36 www.Poriyaan.in
Skep 5
rau
4931_Grace college of Engineering,Thoothukudi
iagrar

L
CLR
c

PeLe ogit
unchhanous Counte

E uch thath
dokecl
lhen Cocuntel
CO
9gesadl at
ecch p lop in he Courte is

a am ine Counte alled a


CE

yncho neL LOntel

bit Synhhenets Lsinay Couwttl


RA
G

CP
Clock Signas Connede.d n
ponallol te
clock nputs soth bhe
ip-opa
y Daitialty alsUne.
Ce0.
negatin
whe Lest csoe pulu. is epplied,
etu leol
EC3352_DSD

37 www.Poriyaan.in
bi st
A t4931_Grace clock
college
pule
of Engineering,Thoothukudi

te
chonga
Changa itstccte
2 akte second
nd, clk pue G»
chnge e
Conideng dhe negatiue edge o GA, dhe
Volue o e changes t states.

CP

E
CO
Timing dicgram

CP TLE L
CE
RA

e6 SynchionO tul Counte8


Design
ho.e p ops needed
G

. Detctmne
Jlatos
o p o p . > h o .af
ho
Jeyaresents

CoNtet to l a sed.
Aaspe o ip lops
fo seleetrd }pflh
Ch00se
talle.
atin counte
eccit Bo
33. Using e s c a t a l u o
Aalle ot
etemine
HCpbop twetio
cleive
Usinq K.- mp
Logic dvaqram

EC3352_DSD

38 www.Poriyaan.in
CoUteL uJ
4931_Grace college of Engineering,Thoothukudi
MoD-s dme honOus

Design
Tk tip lop die ho. eip t p heede
1p.

dhe
Step Dettmine

N 5

Aqnised
e) 3

Step weol s J-*


Typebiphlop
.

Step 3- Detesmine
E
Caccitati talle
CO
X
CE
RA

Present state Went state Flip-top Jnput


G

OX X X
1
X X
O1 Y

EC3352_DSD

39 www.Poriyaan.in
Step-
K-map
4931_Grace college of Engineering,Thoothukudi

fs
91LL

|o

stp5 Draw he
Leqic
E diagran
CO
CE

aigh
dcCMsB)
RA

Oukpls
G

Using pesitir edge iageving


fe louing Segpente
a CoLte hich cowt
ooo.
O00
Oco11I, I1o, 1el, (00, DIl, o/0,0ol,

N
Sfepl

n3.
heesleod.
ae
EC3352_DSD
3 p opt
40 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

tep 2 SR
Tupe
Coccitalco talilo
talilo
Step3 Deteunine
the
eoccitaiuc

CttE,
each peset
Noxt kods

ACuance
ve
acceldu
SP-Fr

E c i t a t i _ dalble
et

E
CO
O
CE

xcitatinall ot unkt

Net Steda Flie Flop inpue


Pyexet
RA

Stat
Pa Se
1
G

OXoJ
X
1

o
O
X O
xoo11o

EC3352_DSD

41 www.Poriyaan.in
step h
4931_Grace
map
college of Engineering,Thoothukudi

FoxPa
oo A
00L10

Se BeC

Fo Re Fet Se Fe Re
Aec

E
CO
Re
CE

Skep5 aw loqit diaqram


RA

|So
D R.
G

aD

Qttsg)
6
Out pUS

EC3352_DSD

42 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

Rin Counte

PRE D
PRE De

CLA

oeach
state Conmectedl te
Oyout

D1nput hect
E stage. k o/p o lat tag
CO
e d b a c k te e but itag

CLR elloued by PRE makes ke 14


CE

c l k ck pulu roducaA 4 4 emain ing


RA

e zeo.
G

CAk pue

O
R cou
3
Sanuato
o

Ring COnte dsueol


Couii ho-
Pulias
XSinte
'nclock pulle, it i
EC3352_DSD callad. &vi
vide -by-N
de -by N
Ceurte 43 www.Poriyaan.in
Sequence.
4931_Grace college of Engineering,Thoothukudi
A st ung
inn cocOUntet

teiste:. E
CO
Binay Jnhenahen (data) a uegistes

usdAin
Con
movo on tage te stage
CE

po
e egisten e uito el out e uegister
dhe
This gives sise te
ef clock pule.
applitati
RA

Calleol Shift JHegister


S9istexs
9ocp
Lseol
G

dig bal ystem


U
olat
Dta itr

out

dhen oaut
Sesial shuft leßi,ho
Seial Shilt Sight ,

Do abfS

Paualle Ahft
Paratlol chite out
EC3352_DSD

44 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

fot nto ot
Potod gt
ako Hoveme

pe s Shiyt Pegitler
Seinln Seuial Out (s/s0) higt gbte'

2Sesiol Potsallet Oct (s1po)


Pavolle Seiel Out (Piso

Parallo E
Pavnlol Out (Piro)
CO
Seval in feval 0ct (SIso)-
CE

Shit let mode:


RA

De
G

1 1
when Datain

he uut clock pulgc. isapplied Q,Q=o00

Secrd
thud
fouh
EC3352_DSD

45 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
CP

aueet
CP
a in
E
CO
CE
RA

Palallol Out (SIpo) Shilt segisten


Setial n
G

Crdcted
thu cae, data t ae
X
the eukeLsev But the
t ha da
atta
r au tetad
s t e t a d

Once
Once tha
tn paallol.
taken
foken
stespectue tinlnc 4
dn its
Cach it appaeks Aimiltaneduky, nn
a ii
ttnad
d
A i m u d t a n e o k ,

a U a d a l L e

al i it a a the sertal
as t h
basis

Output
EC3352_DSD

46 www.Poriyaan.in
tallt
4931_Grace college of Engineering,Thoothukudi
TAth

S1So hijt EGitheL


e gthet

S1So
.
D

(P
E
CO
Out (Pio)
sht Registet
Paonalel , Sesjal
CE
RA
G

CA

e it a. entuad t patalel,
Hete
Heto
sthoit NES pective Skdges an

0esinultoneBuy ite

pahallel nes
X In 9, fhee alo
s lune
As, A,A,do o Chtctuy data k PatelQI
EC3352_DSD
nte dhe e
47 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi
Shi Lod he corliel /p heh
lleras
oacling dat Cpesctio dhe
E g i s t e

Uhe
shisloncda qh low, gates,Gn

o
enaled allowg each dala bit
le Ppliecd o D ofit eipertire p-
le Pplicd
when clodk pulse opplied -tT
wsth D= wll SET 4 thoje unth CofESET,

Theus a

E Atolacd. Simltanceusy,
CO
When shie /Load i g h gates.
4gates Gu, s, G
ae
disables
CC2 G3 ahe

ds
Thu allorus data
CE

evalled

hext
ie th
ona tage
Patallel Oat (PlPo) Skt Registe.:-
RA

Parallel
simultaneu entuy o
ore
Hes
paalllel ocutputs
4 rts ypea
G

data
Panallel daia nPu
Jimultaneoyly,
A

Talle dala olpud


EC3352_DSD

48 www.Poriyaan.in
4931_Grace college of Engineering,Thoothukudi

Univeial Shilt Pegisbet


shiltng
A 09isten capr&le.
S hit eqste
thidiHetioral

elnectoo onkyu a
Aegiste Capolble bo
idetiDnal Shit Jegste
ouneclio
as eth hith
the Hegisteu
paal
(Aigt hik lett si4 and
t E is ekuad te
a
CO
Capalilibe

UnivewalShut Regstey
CE

Mode ontuel Registe


S So Opexeticn
RA

NC
shit vight
G

choft Aakt
Paallel ood

Lonist a
Mutti pleeu. Fou ux a 2 selectu p S
dhey elect appopAi ato
Ye D-ptlop.
*Registe epeteion alepen
Selecti e uultiplexetyelependig
duig n dho
de
EC3352_DSD

49 www.Poriyaan.in
,when S,S o p
4931_Grace college of Engineering,Thoothukudi
p
yalue
the cgs selecttd. .4 Pc3
p. ppliecd to o
ut
change, (ue in
hen gitt
,
coonerduo
peate al
twhen SSe 'o,
p :
Conneci Saleetea
peat
when SSo= I1, e 3
Jelected ths i
otmati dhe
E paiallel Lines
CO
Banssed te e eie ileaesuy
and it paxalle oad /petsts
allel
3
CE
RA

x Ax
MUx MUX MUY
G

EC3352_DSD

50 www.Poriyaan.in
Chat with Lecture Send Your Notes /
QP

Anna University ECE - Reg 2021


1st Semester 2nd Semester 3rd Semester
Random Process & Linear
Professionsal English I Professional English II
Algebra
Statistics and Numerical C Programming & Data
Matrices and Calculas Methods Structures
Engineering Graphics Signals and Systems
Engineering Physics
Physics for Electronics
Electronic Devices and Circuits
Engineering
Engineering Chemistry
Electrical and Instrumentation Control Systems
Engineering
Problem Solving & Python
Programming Circuit Analysis Digital Systems Designs

4th Semester 5th Semester 6th Semester

Electromagnetic Fields Embedded System & IOT


Wireless Communication Design

Networks & Security Artificial Intelligence &


VLSI and Chip Design
Machine Learning
Linear Integrated Circuits Transmission Lines & RF Open Elective I
Systems
Digital Signal Processing Professional Elective I Professional Course III

Communication Systems Professional Elective II Professional Course IV

Environmental Sciences &


Sustainability Mandatory Course I Mandatory Course II

7th Semester 8th Semester

Human Values & Ethics Project Work

Elective Management

EEE ECE
Open Elective II CSE
Open Elective III Click on clouds to navigate
other departments
Open Elective IV

MECH CIVIL
http://www.poriyaan.in

You might also like