Scribd
Upload
7 views2 pages

DPCO CIA 1 SET B

The document is a question paper for a Continuous Internal Assessment in Digital Principles and Computer Organization for B.E/B.Tech students at SRM TRP Engineering College. It includes various questions related to digital circuits, logic gates, flip-flops, and memory systems, categorized into parts A, B, and C with specified marks. The course outcomes focus on designing combinational and sequential circuits, analyzing computer systems, and understanding control designs.

Uploaded by

Haridoss Govindarajan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
7 views2 pages

DPCO CIA 1 SET B

The document is a question paper for a Continuous Internal Assessment in Digital Principles and Computer Organization for B.E/B.Tech students at SRM TRP Engineering College. It includes various questions related to digital circuits, logic gates, flip-flops, and memory systems, categorized into parts A, B, and C with specified marks. The course outcomes focus on designing combinational and sequential circuits, analyzing computer systems, and understanding control designs.

Uploaded by

Haridoss Govindarajan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Reg.

No
1
B 5 Name all the universal gates? Why it’s called
Question Paper Code : SRMTRPCS3351 CO1 L1RE
A as universal gates?
SRM TRP ENGINEERING COLLEGE 6 CO
Compare decoder and demultiplexer L2UN
B.E/B.TECH DEGREE 1
CONTINUOUS INTERNAL ASSESSMENT – I 7 CO
How the lathes are differ from Flip-flop? L2UN
2
SEPTEMBER – 2024
8 CO
CS3351/DIGITAL PRINCIPLES AND COMPUTER Label the flip-flop. L1RE
2
ORGANIZATION
9 Write the characteristic equation for SR latch CO
Fourth Semester L1RE
and D latch. 2
Computer Science Engineering 10 CO
List the types of shift registers. L1RE
2
Common to CSE/AIDS 11 CO
Draw the logic diagram of SR latch L1RE
Time: 90 Minutes Maximum: 50 Marks 2

Course Outcomes: Students will able to PART – B (1×13=13)


CO1 :
Design various combinational digital circuits using logic gates
CO’s BTL
CO2 :
Design sequential circuits and analyze the design procedures
11.a Develop the logical expression on a 4 – CO1 L3AP
CO3 : State the fundamentals of computer systems and analyze the variable K-map Y=ABCD+ABCD+ABC+AB
execution of an instruction
obtain the simplified expression from the map
CO4 :
Analyze different types of control design and identify hazards (3 marks-K map Filling,5 marks-
CO5 : Identify the characteristics of various memory systems and I/O Mapping,5 Marks-logic diagram)
communication
ANSWER ALL THE QUESTIONS (OR)
PART – A (11×2=22)
CO’s BTL 11.b Draw the block schematic of 2-bit CO1 L3AP
1 CO magnitude comparator and draw the logic
Define carry propagation delay. L3AP diagram.
1
2 Convert in to canonical CO
L1RE (3 marks-Defn,5marks-truth
form=A+BC’+AB+A’BC 1
3 What is Multiplexer? CO1 L1RE table,5marks-logic diagram)
4 Compare Multiplexer and demultiplexer CO L1RE PART – C (1×15=15)
13 a Draw the block diagram of SR flip-flop CO2 L3AP
explain its operation with characteristic
table.
(3 marks,5marks-characterstic Table,
Excitation table,5 Marks –
Explanation,2marks-Logic diagram)

(OR)

13.b Develop in detail about the circuit for 3 to 8 decoder. CO2 L3AP

You might also like