PE & A LABORATORY MANUAL 4th sem 2022 scheme 14.5.2024
PE & A LABORATORY MANUAL 4th sem 2022 scheme 14.5.2024
LABORATORY MANUAL
POWER ELECTRONICS & APPLICATIONS LAB
MANUAL (EE244AI)
SEMESTER: VI
RV College of Engineering®
Bengaluru-560059
(Autonomous Institution affiliated to VTU, Belgaum)
Laboratory Certificate
Marks
Maximum Obtained
50
Signatures of: Staff in-charge Signature of Prof. & HOD
1.
2.
Sl. Page
No. Experiments no
I CYCLE
1. Static characteristics of SCR 1
2. Static characteristics of MOSFET and IGBT 4
Design and implementation of Line synchronized UJT triggering
3. 9
circuit
Design and implementation of SCR digital triggering circuit
4. 13
II CYCLE
Single phase semi-converter and full controlled converter using R and
5 16
R-L loads ( Hardware & Simulation)
Three phase full controlled converter using R and R-L loads( Hardware
6 20
& Simulation)
7 Improved Series Inverter ( Hardware & Simulation) 23
8 SCR parallel inverter 26
III CYCLE
Speed control of a separately excited DC MOTOR Using a MOSFET
9 28
chopper
10 Speed control of 1-phase induction motor using AC voltage controller 31
11 A) IGBT based single phase full bridge inverter connected to R load 33
B) Virtual lab experiment
(http://vlabs.iitkgp.ernet.in/be/exp6/index.html)
Half wave rectifier &Full wave rectifier
Innovative experiments (Simulation using SIMULINK/PSIM) 38
12 a) Design of Buck Converter
b) Design of Boost Converter
c) Design of 3-phase Inverter
d) Design a speed control of Induction motor using v/f method
13 Viva Questions 40
INDEX SHEET
Viva Data Results Total Sign
Sl sheet & with
No NAME OF THE EXPERIMENT observa date
tions
(02) (02) (06) (10)
1 Static characteristics of SCR
2 Static characteristics of MOSFET and IGBT
3 Line synchronized UJT triggering circuit
4 SCR digital triggering circuit for a single phase
Controlled rectifier
5 Single phase semi-converter and full-converter using R
and R-L loads (simulation & hardware)
6 Three phase full-converter using R and R-L loads
(simulation & hardware)
7 Improved Series Inverter
8 SCR parallel inverter
9 Speed control of a separately excited DC MOTOR Using
a MOSFET chopper
10 Speed control of 1-phase induction motor using AC
voltage controller
11 IGBT based single phase full bridge inverter
connected to R load.and Virtual Experiment
12 Innovative Experiment
TOTAL 120
Lab 40
Record
Marks
Lab Test 10
marks
Total 50
marks
VISION
Attain technical excellence in Electrical and Electronics Engineering through graduate programs and
interdisciplinary research related to sustainability in power, energy and allied fields.
MISSION
M1: To provide technical education that combines rigorous academic study and the excitement of innovation
enabling the students to engage in lifelong learning.
M2: To establish Center of Excellence in sustainable electrical energy, smart grids and systems.
M3: To establish tie-ups with industries and institutions of repute and to foster building up of a wide
knowledge base to keep in tune with upcoming technologies.
M4: To motivate commitment of faculty and students to collate, generate, disseminate, persevere knowledge
and to work for the benefit of society.
M5: To develop simple, appropriate and cost effective inclusive technologies which are instrumental in the up-
liftment of rural society.
2. Problem analysis: Identify, formulate, research literature, and analyze complex engineering problems
reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering
sciences.
3. Design/development of solutions: Design solutions for complex engineering problems and design
system components or processes that meet t h e specified needs with appropriate consideration for public
health and safety, and cultural, societal, and environmental considerations.
4. Conduct investigations of complex problems: Use research-based knowledge and research methods
including design of experiments, analysis and interpretation of data, and synthesis of the information to
provide valid conclusions.
5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern
engineering and IT tools, including prediction and modelling to complex engineering activities, with an
understanding of the limitations.
Dept. of Electrical and Electronics Engineering, RV College of Engineering®, Bengaluru.
Power Electronics and Applications Laboratory (EE244AI)
6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal,
health, safety, legal, and cultural issues and the consequent responsibilities relevant to the professional
engineering practice.
7. Environment and sustainability: Understand the impact of the professional engineering solutions in
societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable
development.
8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of
the engineering practice.
9. Individual and team work: Function effectively as an individual, and as a member or leader in
diverse teams, and in multidisciplinary settings.
10. Communication: Communicate effectively on complex engineering activities with the engineering
community and with t h e society at large, such as, being able to comprehend and write effective reports
and design documentation, make effective presentations, and give and receive clear instructions.
11. Project management and finance: Demonstrate knowledge and understanding of the engineering
and management principles and apply these to one‟s own work, as a member and leader in a team, to
manage projects and in multidisciplinary environments.
12. Life-long learning: Recognise the need for, and have the preparation and ability to engage in
independent and life-long learning in the broadest context of technological change.
Course Outcomes: After completing the course, the students will be able to:-
CO 1 Comprehend the construction and working of Power semiconductor devices
CO 2 Analyze the basic concepts of conversion of Electrical energy
CO 3 Evaluate the performance parameters of power electronic converters
CO 4 Design of Power Electronic Converters to UPS, SMPS
I CYCLE
EXPT. NO 1
STATIC CHARACTERISTICS OF SCR
CIRCUIT DIAGRAM:
PROCEDURE:
The SCR is a unilateral device. It is a current controlled device. Separate DC supplies are given to the
gate and anode of the device as shown. The supply to the gate is lower than the anode supply.
1. The circuit is connected as shown. The terminals of the device are identified according to the
pin diagram shown below:
BT136
CAG
2. Measuring the resistances between the gate and cathode and anode and cathode checks the
healthiness of the device. The resistances have to be high. The resistance between anode and
cathode is higher than the one between gate and cathode.
3. Initially, a gate current of 1.5mA is supplied to the gate by adjusting the gate supply as well as
the 145 resistor in the gate circuit.
1
Power Electronics and Applications Laboratory (EE244AI)
4. The anode supply is now gradually increased. The voltage will be blocked by the device,
which will be recorded by the voltmeter which is connected across the anode and cathode of
the device.
5. As the voltage is further increased, for some value of the forward voltage, the device will
breakdown. This condition is called turn-on of the device. This condition is indicated by the
voltmeter across the device collapsing to about 1V. The voltage at which the device breaks
down is called the forward break over voltage, VBO. This voltage is noted down.
6. After the device starts conducting, which is also indicated by the ammeter in the anode circuit
indicating a current, the anode supply is increased and the corresponding increase in the anode
current is noted and the readings are tabulated as shown. The procedure outlined in the above
steps is repeated for another gate current, and tabulated.
Sl. Anode current Vak, Across Sl. Anode current Vak, Across
No. Ia, in mA device in V No. Ia, in mA device in V
1 1
2 2
3 3
4 4
5 5
6 6
7 7
7. Using the readings tabulated for two values of gate currents. The V-I characteristics of the
SCR are plotted as shown below:
Ig2 Ig1
IH
Vak (V)
VBO2VBO1
2
Power Electronics and Applications Laboratory (EE244AI)
To find the value of holding current, after turning the SCR, the forward voltage is slowly reduced just
until the forward blocking voltage reappears across the device. The anode current at this point is
noted down. Typically its value will be around 5mA to 10mA.
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
3
Power Electronics and Applications Laboratory (EE244AI)
EXPT. NO 2:
APPARATUS REQUIRED:MOSFET (IRF 730), two 0-30V power supplies, rheostat, 0-100
milliammeter, connecting board and connecting wires/patch cords.
A. CHARACTERISTICS OF MOSFET
CIRCUIT DIAGRAM:
IRF
730
GDS
PROCEDURE:
The MOSFET is a voltage controlled static switch. It can be considered as the static equivalent of the
vacuum tube triode.
1. The circuit can be connected as shown above after verifying that the device is healthy and
identifying the terminals of the device by means of the pin diagram above
2. Apply a suitable voltage (15V) across the drain and source terminals of the device. Now
slowly increase the gate to source voltage by adjusting the supply till the device turns on
which is indicated by the ammeter showing a reading. The corresponding voltage across the
gate and source is called the threshold voltage whose value is noted down.
3. The readings for the drain characteristics are noted by increasing the Vds supply by keeping
Vgs constant. The procedure is repeated for another higher value of Vgs and Vds is increased
in steps and the corresponding increases in drain current Id are noted and tabulated as below
4
Power Electronics and Applications Laboratory (EE244AI)
Vgs1= V Vgs2= V
Drain Characteristics
Id(mA)
Vgs1
Vgs2
∆I
Vgs1 > Vgs2
∆v
Vds(volts)
Rd=∆𝑣𝑑𝑠 =
∆𝐼𝑑
4. For obtaining the transfer characteristics, the drain voltage Vds is fixed at some value (15V)
and the gate to source voltage is increased in steps and the increase in the drain current is
noted and tabulated. The procedure is repeated for a larger value of drain voltage (30V) and
the corresponding values of Vgs and Id are noted and tabulated as shown. The drain and
transfer characteristics are also shown below:
5
Power Electronics and Applications Laboratory (EE244AI)
Vds1= V Vds2= V
Transfer Charecteristics
Id (mA)
Vds1
Vds2
∆v
Vgs(volts)
Vth
CALCULATION:
From the drain characteristics‟ and transfer characteristics the device parameters like drain resistance
rd, transconductance gm and amplification factor can be found using following equations.
µ = rdx gm
B. CHARACTERISTICS OF IGBT
APPARATUS REQUIRED: IGBT, two 0-30V power supplies, 0-2A ammeter, multi-meter
connecting board, connecting wires etc.
6
Power Electronics and Applications Laboratory (EE244AI)
CIRCUIT DIAGRAM:
PROCEDURE:
1. After checking that the device is healthy, in the usual way, the circuit given above is
connected. The supplies are kept at the minimum (zero volts).
2. The IGBT is a switching device which is a voltage controlled device. From the output end it
works a NPN transistor. A minimum voltage at the gate is required to turn on the device, the
value of which is called the threshold voltage.
5. To start with, a voltage of 15V is applied to the collector circuit.
6. The gate to emitter voltage Vge is very slowly increased till the device switches on which is
indicated by the ammeter in the collector circuit showing a reading. The value of Vge is noted
down.
7. The collector to emitter voltage (Vce) is further increased to record the corresponding
increases in the collector current till it reaches saturation.
8. This procedure is repeated for another value of Vge and the readings are tabulated & a graph
of Vce against Ic is drawn for the two different values if Vge as shown below:
Vge1= V Vge2 = V
7
Power Electronics and Applications Laboratory (EE244AI)
Ic(mA)
Vge1
Vge2
Vce(volts)
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
8
Power Electronics and Applications Laboratory (EE244AI)
EXPT.NO 3
LINE SYNCHRONISED UJT TRIGGERING CIRCUIT
AIM: To design the UJT as a triggering device and obtain the waveforms of the triggering circuit. To
also study how the UJT can be used as a line synchronized device and record the waveforms of the
load voltage and the SCR voltage.
APPARATUS REQUIRED:One UJT (2N2646), one 230V/18V, 150VA transformer, load resistor,
one SCR, resistors, one 15V, 400mW zener diode, one pulse transformer, diodes (BY127/1N4001),
connecting board, patch cords, CRO.
CIRCUIT DIAGRAM:A line synchronized UJT triggering circuit for triggering an SCR connected
in a half wave rectifier circuit is shown below:
9
Power Electronics and Applications Laboratory (EE244AI)
PROCEDURE:
t
VZ ZENER VOLTAGE WITH
SUPER IMPOSED PULSES
t
VC
VPEAK
t
VPUL
t
4. After verifying that the triggering circuit is working satisfactorily and the Pulses are
transferred to the secondary of the pulse transformer; the triggering circuit is connected to
the half wave controlled rectifier circuit shown:
10
Power Electronics and Applications Laboratory (EE244AI)
5. The terminals marked G and K in the triggering circuit are connected to the gate and
cathode terminals of the SCR in the half wave rectifier circuit shown. The variable
resistor R in the triggering circuit is varied and the variation of the delay/triggering angle
is observed on the CRO. The voltage across the load and SCR are recorded and drawn
to scale as shown below:Tabulate the readings of measured output voltage with actual
voltage.
V = Vmsint
Vs
t
VL
t
VSCR t
Sl Firing Vo (Theoretical) Vo
No Angle = 𝐸𝑚 (1 + 𝐶𝑜𝑠𝑎) (avg)practical
(α) 2
1
2
3
4
5
SPECIMEN CALCULATION:
11
Power Electronics and Applications Laboratory (EE244AI)
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
12
Power Electronics and Applications Laboratory (EE244AI)
EXPT. NO 4
AIM: To assemble a digital firing scheme to trigger an SCR in a half wave rectified circuit using
CD4047. To also study the method of trigger angle control or phase control of SCR.
APPARATUS REQUIRED: IC 741, IC CD 4047( 2 Nos), CL 100 ( 3 NOs) resistors and capacitors.
CIRCUIT DIAGRAM:
STAGE 1;
The above circuit is called a Zero Crossing Detector or ZCD which is a synchronizing circuit to be
synchronized to the ac supply. The op-amp 741 works as a comparator. The waveforms at point “A”
are shown below.
Vi wt
output of ZCD
12v
wt
-12v
o/p at A
wt
13
Power Electronics and Applications Laboratory (EE244AI)
o/p at 10
o/p at 11
Description of CD 4047
CD 4047 is a very versatile timer digital IC which has three important modes of operation, namely
free running astable, positive edge triggered and negative edge triggered monostable and gated
astable modes. The connections given above are for negative edge triggered monostable. The 4047
IC also has two outputs obtainable at pins 10 and 11. one output at pin 10 is the normal output. Its
complimentary output is available at pin 11. the pulse width of the output can be designed using the
relationship tm=2.48RC, where tm is the width of the pulse to be designed, R and C are the
externally connected components as shown. A fixed resistor potentiometer combination has been
used to vary the triggering angle of the line commutated SCR. The associated waveforms are shown
below.
The output signal from pin 11 of the negative edge monostable vibrator is given as a trigger
input to another CD 4047 operated in the true gated astable mode as shown in the diagram below.
14
Power Electronics and Applications Laboratory (EE244AI)
The CD 4047 in the true gated astable mode, will convert an input pulse at pin 5, into very high
frequency pulses suitable for triggering an SCR. The input to pin5, called trigger input is given
from the emitter follower as shown which acts as a buffer. CL100 is the transistor used for the
buffer. The output from pin 10 ( normal output ) is obtained as a high frequency train of pulses. The
associated input and output waveforms of stage 3 are as shown below:
o/p at 11
wt
high frequencyo/p
at 10 of gated Astable
wt
The output obtained from gated astable at pin 11 shown above which will be in the form of high
frequency pulses have to be amplified suitably in order to trigger an SCR. Therefore , from pin 10
of the gated astable, the pulses are amplified using the following amplifier circuit
.
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
15
Power Electronics and Applications Laboratory (EE244AI)
II CYCLE
EXPT NO 5
A. AIM: To rig up a single phase semi-converter and to study the waveforms of the load voltage.
To calculate the average value of the output voltage for triggering angles above and below
90.
APPARATUS REQUIRED:One single phase full wave rectifier module, load inductance of 15mH,
330, connecting wires, one CRO.
16
Power Electronics and Applications Laboratory (EE244AI)
PROCEDURE:
1. The circuit shown above is connected after ensuring that the SCRs are healthy by checking
their gate to cathode and anode to cathode resistances.
2. To start with, the inductance of the load, i.e. the 15mH inductor is removed and the
waveforms across the load and the devices are observed as shown below, the CRO being
connected across the load resistor RL.
3. The triggering angle is varied by varying the potin the triggering circuits of the SCRs and the
corresponding waveforms are observed and recorded for value of „‟ above and below 90.
4. Typical waveforms across the load and one of the SCRs are shown below:
5. Repeat the procedure for full-converter also.
vL
vSCR1 vLOAD
α β ωt
α = Triggering angle
β = Conduction angle
The above procedure is repeated by including the load inductance of 15mH as shown in the circuit
diagram above. From the waveforms it should be observed that the SCRs will be conducting beyond
180. A typical set of waveforms are shown below:
vL
vSCR1 vLOAD
ωt
α β
17
Power Electronics and Applications Laboratory (EE244AI)
i) R-Load
ii) RL load
B) Full Converter
i) R-Load
18
Power Electronics and Applications Laboratory (EE244AI)
SPECIMEN CALCULATION:
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
19
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 6:
3-PHASE SEMI CONVERTER AND FULL-CONVERTER
AIM: To rig up a three phase semi-converter and to study the waveforms of the load voltage. To
calculate the average value of the output voltage for triggering angles above and below 90.
APPARATUS REQUIRED: One three phase full wave rectifier module, load inductance of 15mH,
330, connecting wires, one CRO.
PROCEDURE:
1. The circuit shown above is connected after ensuring that the SCRs are healthy by checking
their gate to cathode and anode to cathode resistances.
2. To start with, the inductance of the load, i.e. the 15mH inductor is removed and the
waveforms across the load and the devices are observed as shown below, the CRO being
connected across the load resistor RL.
3. The triggering angle is varied by varying the potin the triggering circuits of the SCRs and the
20
Power Electronics and Applications Laboratory (EE244AI)
corresponding waveforms are observed and recorded for value of „‟ above and below 90.
4. Typical waveforms across the load and one of the SCRs are shown below:
5. Repeat the procedure for full-converter also.
The above procedure is repeated by including the load inductance of 15mH as shown in the circuit
diagram above. From the waveforms it should be observed that the SCRs will be conducting beyond
180. A typical set of waveforms are shown below:
Voltage waveform for 3-phase semi-converter
21
Power Electronics and Applications Laboratory (EE244AI)
SPECIMEN CALCULATION:
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
22
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 7:
IMPROVED SERIES INVERTER
AIM:To rig up a class-A based SCR series inverter and study its operation and observe the
waveforms of the load and capacitor voltage and to verify that the circuit behaves as an under damped
oscillatory circuit.
APPARATUS REQUIRED: Two SCRs, one 0-30V DC supply, commutating capacitor (4uF),
center-tapped inductance, CRO, load resistance, triggering card and patch cords.
CIRCUIT DIAGRAM:
TRIGGERING CARD
G1K1
ASTABLE MONO - BLOCKING PULSE
STABLE OSCILLATOR AMPLIFIER
G2K2
23
Power Electronics and Applications Laboratory (EE244AI)
TRIGGERING REQUIREMENT:
In the power circuit, there are two SCRs, which have to be alternately turned on, and therefore, two
sets of high frequency pulses have to be generated which are out of phase and there is no overlap
between the pulses.
PROCEDURE:
1. The circuit is connected after checking all the components. The power supply voltage knobs are
kept in minimum position and the current knobs are kept in maximum position.
2. The triggering card is also checked as indicated above and the pulses in both the channels of the
card are checked on the oscilloscope.
3. The supply to the power (SCR) circuit is energized by applying about 15V.
4. The supply to the triggering card is also varied very slowly, taking the precaution mentioned
above.
5. Once the required waveform is obtained, the voltage to the triggering card is not increased further.
6. The CRO channels are connected once across the load and once again across the capacitor and the
waveforms are noted down. Typical waveforms are shown below. The values of the inductance (one
half), capacitance and the load resistance are measured using a digital L C R meter. These values are
used to check whether the circuit is behaving as an under damped oscillatory circuit by using the
equation: R<=2L/C.
vL Vl
Vc
iC
Tr/ 2 t
Frequency of oscillation:
1) Calculated =
2) Measured=
24
Power Electronics and Applications Laboratory (EE244AI)
SPECIMEN CALCULATION:
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
25
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 8:
AIM: To study the load voltage waveforms for different load resistances and observe and record the
load voltage waveforms with the switching transients.
APPARATUS REQUIRED: One parallel inverter module, a 40 tubular resistor, CRO, connecting
wires.
CIRCUIT DIAGRAM:
PROCEDURE:
1. The circuit is connected as shown in the circuit diagram shown above. All the connections are
externally made on the module where the terminals are provided.
2. The load resistor is kept in the maximum position and the supply voltage is kept in minimum
position.
3. The supply switch is closed and the external switch shown which is provided on the module is
also switched on.
4. With the load in maximum position, the supply voltage is increased to about 15- 20V. The
load resistor is reduced a little and for this value of load, the waveforms across the load and
one of the SCRs are noted down, by connecting the CRO first across the load and then across
one of the SCRs.
5. The load resistor is reduced further and for this value of load resistance, the waveforms are
noted down.
26
Power Electronics and Applications Laboratory (EE244AI)
VL
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
27
Power Electronics and Applications Laboratory (EE244AI)
III CYCLE
EXPT NO 9:
AIM: To build a single quadrant MOSFET based chopper using a suitable control circuit. To vary
the duty cycle of the chopper and hence vary the average voltage of the chopper. To also study the
variation in speed of the motor with respect to the duty cycle of the chopper.
APPARATUS REQUIRED: 4047 CMOS timer IC‟s (2 Nos),resistors and capacitors, CL100
(2 Nos), one PMDC 12V motor.
CIRCUIT DIAGRAM:
FIRST STAGE:
The CMOS timer IC(4047) is connected as an astable in the free running mode as shown.
The output from pin 10 is taken through an emitter follower which is a buffer.
The output of the emitter follower is given as a trigger input to another CD 4047 timer IC connected
to work as a monostable which is negative edge triggered. The circuit of the second stage is as shown
below.
28
Power Electronics and Applications Laboratory (EE244AI)
CIRCUIT DIAGRAM:
In the monostable, the duty cycle can be varied by including a variable resistance between pins 2 &
3.The waveforms of the two stages are shown below.
Pulse of various widths can be obtained, by simply varying the variable resistance in the monostable
circuit.
The PMDC motor is connected as shown. The output of the monostable is buffered and connected to
the MOSFET between the gate and source as shown.
29
Power Electronics and Applications Laboratory (EE244AI)
PROCEDURE:
1. Rig up the control circuit stage by stage and check the outputs.
2. Connect the control circuit to the gate of the MOSFET after connecting the power circuit .
3. Vary the duty cycle and record the voltage across the motor in the DMM connected across the
motor as shown.
4. Plot a graph of duty cycle versus the voltage across the motor.
TABULAR COLUMN:
SPECIMEN CALCULATION:
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
30
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 10:
SPEED CONTROL OF 1-PHASE INDUCTION MOTOR
USING AC VOLTAGE CONTROLLER.
AIM: To control the speed of a universal motor and a single-phase induction motor and to study the
variation of the output voltage with the control voltage and to draw the graph of the same.
APPARATUS REQUIRED: Two SCRs, one triggering card (both channels)I phase induction motor
and patch cords.
CIRCUIT DIAGRAM:
TRIGGERING REQUIREMENT:
In the power circuit, there are two SCRs, which have to be alternately turned on, and therefore, two
sets of high frequency pulses have to be generated which are out of phase and there is no overlap
between the pulses.
31
Power Electronics and Applications Laboratory (EE244AI)
PROCEDURE:
1) The circuit is connected as shown in the figure, after ensuring that the devices are in good
working condition.The triggering module for the above circuit is energized with a 10V dual
supply and the triggering signals are observed on the CRO.
2) The triggering circuit is connected to the gates of the respective SCRs and the supply to the
power circuit is given.
3) A moving 0-250V voltmeter is connected across the motor terminals and a DMM is connected
across the pedestal voltage pot.The pedestal pot is slowly varied and the corresponding
pedestal voltage and the voltage across the motor are noted down and tabulated as shown
below:
CONCLUSION:
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
32
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 11
A. SINGLE PHASE FULL BRIDGE INVERTER
CIRCUIT DIAGRAM:
PROCEDURE
7. Set the frequency value in steps (keep the M.I value as constant) and press the Run/STOP
button then measure the output voltage and tabulate it.
NOTE: The SET key works only when it is in OFF position. This is to avoid change of
Modulation type when the power circuit is ON.
SL Modulation Voltage
NO index
WAVEFORM:
CONCLUSION:
34
Power Electronics and Applications Laboratory (EE244AI)
Aim:To simulate Half Wave and Full wave uncontrolled Rectifier with R and RL load
Link: http://vlabs.iitkgp.ernet.in/be/exp6/index.html
Procedure:
35
Power Electronics and Applications Laboratory (EE244AI)
Output Waveform
36
Power Electronics and Applications Laboratory (EE244AI)
Output Waveform
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
37
Power Electronics and Applications Laboratory (EE244AI)
EXPT NO 12
INNOVATIVE EXPERIMENTS
Note: The students are supposed to simulate the Innovative experiments according to the
respective batch number
38
Power Electronics and Applications Laboratory (EE244AI)
EVALUATION MARKS
Data-Sheet (02)
Viva (02)
Conduction(06)
Total
Signature Of Faculty
39
Power Electronics and Applications Laboratory (EE244AI)
40
Power Electronics and Applications Laboratory (EE244AI)
41