Format No.

NAC/TLP-07a
Nadar Saraswathi College of Engineering and Rev. No. 01
Technology, Vadapudupatti, Theni - 625 531 Date 12-11-2015
(Approved by AICTE, New Delhi and Affiliated to Anna University, Total Pages
Chennai)
Course File Leaf (Theory)
For the Academic Year 2017 - 18 (Odd/Even Semester)

Staff Name Mr.R.Karthik Kumar Dept. / Designation ECE/AP Strength 41

Course/Branch B.E/CSE Year / Semester II/IV Credit 03

Subject Code/Choice EC6504/ Core / Elective Subject Name Microprocessor& Microcontroller

S. No. CONTENTS S. No. CONTENTS

1. Syllabus 14. Tutorial Sheet(If Applicable)
2. Assignments Information (Group &
Course plan 15. Individual ) –with Samples
3. Students Name list 16. Evaluation Documents (GD, RP, Etc.,)
4. Individual Time Table 17. CAT / Unit Test Questions
5. CAT / Unit Test Mark Statement &
Course Materials-Unit I 18. Analysis
6. Course Materials-Unit II 19. Internal Questions and Answer Key
7. Course Materials-Unit III 20. Internal Mark Statement
8. Course Materials-Unit IV 21. Internal Result Analysis Report
9. Internal Answer papers ( Best, Average,
Course Materials-Unit V 22.
Poor)
10. Soft copy study materials 23. University Questions and Answer Key
(CDs)
11. Exam Cell Question Bank 24.
University Feedback Summary (with
(Part-A,B&C) Question)
12. Question Bank (Two marks 25. University Mark Statement
with answers)
13. Working Models / Project / 26. University Result Analysis
Paper (CDs, PPTs)

Review Particulars:
No. Date Done by Remarks Signature
St fro
aff m
Al .
ter
ati
* (Verified By Department Audit In charge)
on
(If
an
y):

STAFF IN CHARGE HEAD OF THE DEPARTMENT PRINCIPAL

 Format No. NAC/TLP-07a.2
Nadar Saraswathi College of Engineering and Rev. No. 01
Technology, Vadapudupatti, Theni - 625 531 Date 12-11-2015
(Approved by AICTE, New Delhi and Affiliated to Anna University, Total Pages
Chennai)
Course Plan (Theory)
For the Academic Year 2017 - 18 (Odd/Even Semester)

Staff Name Mr.R.Karthik Kumar Dept. / Designation ECE / AP Strength 41

Course/Branch B.E/CSE Year / Semester II/IV Credit 03

Subject Code/Choice EC6504/ Core / Elective Subject Name Microprocessor & Microcontroller

I. Instructional Objective (5) : The student should be made to :

IO1: Study the Architecture of 8086 microprocessor.
IO2: clear about communication and bus interfacing.
IO3: Learn the design aspects of I/O and Memory Interfacing circuits.
IO4: Study the Architecture of 8051 microcontroller.
IO5: Understand the timers, motors and waveform generations

II. Pre requisites :

Students should know about the basic knowledge about Microprocessor and their Assembly
language programs
III. Guidelines :
Assembly Language Programming, Digital Principles and system design

IV. Course Out Come (5) : At the end of this course, the students will be able to
CO1: Design and implement programs on 8086 microprocessor
CO2: Design and implement programs on 8086 microprocessor
CO3: Design I/O and Memory Interfacing circuits
CO4: implement 8051 microcontroller programs
CO5: Acquire knowledge on timers and interrupts concepts

PO - CO Correlation Matrix: (3- >|= 80%, 2- >|= 60%, 1 – >|= 40%)

PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12
a b c d e f g h i j k l
CO1 3 3 3
CO2 3 3 3
CO3 3 3 2
CO4 3 2 3 3
CO5 3 3 3

V. Books to be Referred :
T1: Yu-Cheng Liu, Glenn A.Gibson, “Microcomputer Systems: The 8086 / 8088 Family -Architecture,
Programming and Design”, Second Edition, Prentice Hall of India, 2007.
T2:Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, “The 8051 Microcontroller and Embedded
Systems: Using Assembly and C”, Second Edition,Pearson Education, 2011
R1: Doughlas V.Hall, “Microprocessors and Interfacing, Programming and Hardware:,TMH, 2012
R2: Krishnakant ,”Microprocessors and Microcontrollers” Second Edition, Prentice Hall of India, 2011.
VI. E-Learning Resources :

EL1: http://nptel.ac.in/keyword_search_result.php?word=amplifiers
EL2: http://nptel.ac.in/courses/117103063/
EL3: http://studentsfocus.com/mpmc-notes i-lecture-notes-cse-4th-sem-anna-
university/

VII. Method of Evaluation : (Attach Samples)

6.1 Internal Assessment Examination (INT1, INT2, and MOD1/2): [ ]
6.2 Unit Test : [ ] / CAT Test : [ ]
6.3 Assignments / Seminars : [ ]
6.4 Mini Projects : [ ]
6.5 Quiz : [ ]
6.6 Pre Semester Examinations : [ ]
6.7 Others : [ ]

Group Discussion / Role Play

VIII. Lesson Plan:

Content Reference No. of

IOs / POs Delivery Book no. & Periods Cumulative
S. No. Topic
Correlation Mech* Page no. Required Periods

UNIT I- THE 8086 MICROPROCESSOR

1. Introduction to 8086 IO1/a BB T1 (2 -25) 1 1
2. Microprocessor architecture IO1/a,c,d BB T1 (6-34) 1 2
3. 8086 Addressing modes IO1/a,c,d BB T1 (6-34) 2 4
8086 Instruction set and assembler
4. directives IO1/a,c,d BB T1 (35-39) 1 5

5. Assembly language programming IO1/ a,c,d BB/PPT T1 (59-100) 1 6

6. Modular Programming IO1/ a,c,d BB T1 (59-100) 1 7
7. Linking and Relocation IO1/ a,c,d BB/PPT T1 (141-145) 1 8
8. Stacks IO1/ a,c,d BB/ T1 (151-169) 1 9
9. Procedures , Macros IO1/a,c,d BB T1 (151-169) 1 10
Interrupts and interrupt service
10. IO1/a,c,d BB T1 (169-173) 1 11
routines
11. Byte and String Manipulation IO1/a,c,d BB T1 (207-212) 1 12
UNIT-II- 8086 SYSTEM BUS STRUCTURE
12. 8086 signals IO2/a,b BB T1 (310-314) 1 13
13. Basic configurations IO2/a,b BB/PPT T1 (324-329) 1 14
14. System bus timing IO2/a,b,c BB T1 (324-329) 2 16
15. System design using 8086 IO2/a,b,c BB T1 (314-324) 1 17
16. IO programming IO2/a,b,c BB T1 (229-236) 1 18
17. Introduction to Multiprogramming IO2/a,b.c BB T1 (272-282) 1 19
18. System Bus Structure IO2/a,b,c BB/PPT T1 (308-310) 1 20
19. Multiprocessor configurations IO2/a,b,c BB/PPT T1 (450-456) 2 22
Coprocessor, Closely coupled and
20. IO2/a,b,c BB/PPT T1 (456-457) 2 24
loosely Coupled configurations
 UNIT-III- I/O INTERFACING
Memory Interfacing and I/O
21. IO3/a,c BB T1 (346-349) 1 25
interfacing
22. Parallel communication interface IO3/a,c BB T1 (369-374) 1 26
23. Serial communication interface IO3/a,c BB T1 (349-369) 2 28
24. D/A and A/D Interface IO3/a,c,e BB T1 (374-377) 1 29
25. Timer IO3/a,c BB/PPT T1 (378-395) 1 30
26. Keyboard /display controller IO3/a,c,e BB/SEM T1 (378-395) 1 31
27. Interrupt controller IO3/a,c,e BB T1 (329-339) 1 32
28. DMA controller IO3/a,c,e BB T1 (395-402) 1 33
Programming and applications Case
29. studies 1( Traffic Light control, LED IO3/a,c,e BB/PPT T1 (369-395) 1 34
display)
Programming and applications Case
studies 2( LCD display, Keyboard
30. display interface and Alarm IO3/a,c,e BB/PPT T1 (369-395) 1 35
Controller)
UNIT-IV- MICROCONTROLLER
31. Architecture of 8051 IO4/a,b BB/PPT T1 (23-32) 1 36
32. Special Function Registers(SFRs) IO4/a,c,d BB T1 (23-32) 2 38
33. I/O Pins Ports and Circuits IO4/a,b,c,d BB T1 (84-92) 1 39
34. Instruction set OF 8051 IO4/a,b,c,d BB/PPT T1 (110-124) 2 41
35. Addressing modes IO4/ a,c,d BB T1 (65-79) 1 42
36. Assembly language programming IO4/ a,c,d BB T1 (95-98) 1 43
UNIT-V- INTERFACING MICROCONTROLLER
37. Programming 8051 Timers IO5/a,c,d BB T1 (157-178) 1 44
38. Serial Port Programming IO5/a,c,d BB T1 (183-203) 1 45
39. Interrupts Programming IO5/a,c,d BB T1 (207-230) 1 46
40. LCD Interface IO5/a,c,d,e BB/PPT T1 (261-266) 1 47
41. Keyboard Interfacing IO5/a,c,d,e BB/PPT T1 (261-266) 1 48
42. ADC Interface IO5/a,c,d BB/PPT T1 (243-251) 1 49
43. DAC & Sensor Interfacing IO5/a,c,d,e BB/RP T1 (266-268) 2 51
44. External Memory Interface IO5/a,c,d BB T1 (273-298) 1 52
45. Stepper Motor Interface IO5/a,c,d,e BB/PPT T1 (256-261) 1 53
46. Waveform generation IO5/a,c,d,e BB T1 269-270) 1 54

* BB - Blackboard, VD – Videos, GD – Group Discussion, RP – Role Play, SEM –Seminar, DM-Demo/Lab, WS-
Web Search, PJ – Project & CG -GAP.

IX. Lesson Schedule:

 No. Unit No / Description Duration (Date) Total No of Inst.
From To No of Objectives Remarks
Periods Achieved
1. Unit 1 12 1/5
2. Unit 2 12 1/5
3. Unit 3 11 1/5
4. Unit 4 08 1/5
5. Unit 5 11 1/5

IX. Unit Test / CAT Test:

No. Date UNIT / CAT Portion No. Date UNIT / CAT Portion
1 6
2 7
3 8
4 9
5 10

X. Internal / Model Test:

No. Tentative Date Portion Total Appear Pass %

1 UNIT 1 & UNIT 2
2 UNIT 3 & UNIT 4
3 ` ALL UNITS

XI. Assignments:

Unit Group / Objectives Announced Submitted

Topic Suggestion*
No. Individual / Outcome Date Date
1 Architecture of 8086 Microprocessor B/WR GA IO1/CO1
2 Introduction to advanced processors B/WR GA IO2/CO2
3 Traffic Light Controller and Alarm
Clock Interface Program
Unit Topic * (Questions Objectives Question
Discussed Date Completed Date
No. /Problem /Exercises) / Outcome Count
1. Questions & Problems IO1/CO1
2. Questions & Problems IO2/CO2
3. Questions & Problems IO3/CO3
4. Questions & Problems IO3/CO3
5. Questions & Problems IO3/CO3

XII.Tutorial:

* Suggestion: Books / Journals / Magazines / Web Resources

STAFF IN CHARGE HEAD OF THE DEPARTMENT PRINCIPAL