0% found this document useful (0 votes)
42 views

Na Lab Manual r23 Final (1)

Uploaded by

shaikintiyaz792
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
42 views

Na Lab Manual r23 Final (1)

Uploaded by

shaikintiyaz792
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 64

Network Analysis & Simulation

LabManual (R23)

Department of
Electrical and Electronics Engineering
PACE INSTITUTE OF TECHNOLOGY AND SCIENCES (AUTONOMOUS)
NH-16, ONGOLE, PRAKASAM (DT), ANDHRA PRADESH.

NAME :

REDGE. NO. :

BRANCH /SECTION :

YEAR/SEMESTER :

ACADEMIC YEAR :
INDEX

S. Exp. Title of the Experiment Page No. Marks Faculty


No. No. (5M) Signature

1.

2.

3.

4.

5.

6.

7.

8.

9.

10.

11.

12.
LIST OF EXPERIMENTS

1. Study of components of a circuit and Verification of KCL and KVL.


2. Verification of mesh and nodal analysis for DC circuits
3. Verification of Superposition, Thevenin’s & Norton theorems for DC
circuits
4. Verification of maximum power transfer theorem for DC circuits
5. Verification of Tellegen’s theorem for two networks of the same topology.
6. Study of DC transients in RL, RC and RLC circuits
7. To study frequency response of various 1st order RL & RC networks
8. To study the transient and steady state response of a 2nd order circuit by
varying its various parameters and studying their effects on responses
9. Find the Q Factor and Bandwidth of a Series and Parallel Resonance
circuit.
10.Determination of open circuit (Z) and short circuit (Y) parameters
11.Determination of hybrid (H) and transmission (ABCD) parameters
12.To measure two port parameters of a twin-T network and study its
frequency response
NETWORK ANALYSIS & SIMULATION LAB (R23)
Circuit Diagram for – KCL:

3.3 KΩ 2.2 KΩ

RPS
0-30 V 1 KΩ
1 KΩ

KCL – Tabular Column:


CURRENT
Input
S.NO Voltage I1 I2 I3 I1= I2+ I3
Theor Prac Theor Prac Theor Prac Theor Prac
(volts)
etical tical etical tical etical tical etical tical
1

Circuit Diagram for – KVL:


3.3 KΩ 2.2 KΩ

RPS VOLTAGE
Readings V1 V2 V3 E1= V1+ V2
S.NO
Theor Prac Theor Prac Theor Prac Theor Prac
E1 E2 etical tical etical tical etical tical etical tical
1

Department of EEE Page 1


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:

VERIFICATION OF KIRCHHOFF’S LAWS


Aim:
To verify Kirchhoff’s current law and Kirchhoff’s voltage law for the given circuit.
Apparatus Required:
S.No. Apparatus Range Quantity
1 RPS (regulated power supply)) (0-30V) 2
2 Resistance 330, 220 1k 6
3 Ammeter (0-30mA) MC 3
4 Voltmeter (0-30V) MC 3
5 Bread Board & Wires -- Required

Statement:

KCL: The algebraic sum of the currents meeting at a node is equal to zero.
KVL: in any closed path / mesh, the algebraic sum of all the voltages is zero.

Procedure for KCL:


1. Give the connections as per the circuit diagram.
2. Set a particular value in RPS
3. Note down the corresponding ammeter reading.
4. Repeat the same for different voltages

Procedure for KVL:


1. Give the connections as per the circuit diagram.
2. Set a particular value in RPS.
3. Note all the voltage reading.
4. Repeat the same for different voltages

Precautions:
1. Voltage control knob should be kept at minimum position.
2. Current control knob of RPS should be kept at maximum position.

Department of EEE Page 2


NETWORK ANALYSIS & SIMULATION LAB

Model Calculations:

Department of EEE Page 3


NETWORK ANALYSIS & SIMULATION LAB

RESULT:

VIVA QUESTIONS:

1. State and define Ohm’s Law?

2. Define bilateral circuit properties?

3. How to define the Nodal analysis

4. For what type of circuits Kirchhoff's laws are valid?

5. For what type of parameters Kirchhoff's laws are not applicable?

Department of EEE Page 4


NETWORK ANALYSIS & SIMULATION LAB

CIRCUIT DIAGRAM:
TO FIND I USING MESH ANALYSIS

4.7 KΩ 3.3 KΩ

0-30 A
1.5 KΩ

RPS 2.2 KΩ
0-30 V RPS
0-30 V

TO FIND V USING NODAL ANALYSIS

4.7 KΩ 3.3 KΩ

0-30 A
1.5 KΩ

RPS 2.2 KΩ
0-30 V

TABULATION:

MESH ANALYSIS NODAL ANALYSIS

Theoretical value I (mA) Practical Value I(mA) Theoretical value V(volts) Practical Value V(volts)

Department of EEE Page 5


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:
VERIFICATION OF MESH AND NODAL ANALYSIS
AIM:
To verify the Mesh and Nodal analysis for the given Electrical Circuit
APPARATUS REQUIRED:

S.No. Name of the Apparatus Range Type Quantity

1 Regulated power supply (0-30)V,2A - 1

2 Resistors 1K,2.2K,560Ω,330Ω 1/4W 1each

3 Voltmeter (0-20V) MC 1

4 Ammeter (0-25mA) MC 1

5 Bread board - - 1

6 Connecting wires - - Sufficient

THEORY

Mesh and nodal analysis are two basic important techniques which are useful to find
solutions in a network. The suitability of either mesh or nodal analysis to a particular
problemmainly depends on the number of voltage sources or current sources. If a network
has a large number of voltage sources, it is useful to use mesh analysis; if, on the other
hand, the network has more current sources, nodal analysis is the useful method.
Mesh analysis is applied to most of the networks. Unfortunately, it is applicable only for
planar networks. For non planar circuits mesh analysis is not applicable. A circuit is said to
be planar, if it can be drawn on a plane surface without crossovers. A non planar circuit
cannot be drawn on a plane surface without a crossover.

PROCEDURE:
1. Connections are given as shown in the figure.
2. By using mesh method the circuit is solved and the loop currents are determined.
3. Connect ammeters in series with resistances in all branches.
4. Tabulate the readings and compare the practical values with theoretical values.

Department of EEE Page 6


NETWORK ANALYSIS & SIMULATION LAB

MODEL CALCULATION:

Department of EEE Page 7


NETWORK ANALYSIS & SIMULATION LAB

RESULT:

VIVA QUESTIONS:

1. What are active elements and passive elements?

2. What are non linear elements and give examples?

3. What is meant by super mesh?

4. Define Node

5. Give any two comparisons between nodal analysis and mesh analysis

Department of EEE Page 8


NETWORK ANALYSIS & SIMULATION LAB

Circuit Diagram:
When two sources acting simultaneously:
4.7 KΩ 3.3 KΩ

0-30 mA

0-30 V
2.2 KΩ 0-30 V

Tabular Column:

Input Current Through 1KOhm( II)


S.No
Voltage(volts)
Theoretical (ma) Practical(ma)
1

When RPS 1 is connected (RPS 2 is de-activated):


4.7 KΩ 3.3 KΩ

0-30 mA

0-30 V
2.2 KΩ

Tabular Column:

Input Current Through 1KOhm( III)


S.No
Voltage(volts)
Theoretical(ma) Practical(ma)
1

Department of EEE Page 9


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:

Verification of Superposition, Thevenin’s and Norton’s Theorems


Aim:
To verify the Theoretical and practical values of s u p e r p o s i t i o n , Thevenin’s and Norton’s
Theorems for The given circuit.
Apparatus required:

S.NO. Name of the apparatus Type Range Quantity


1. Bread Board Trainer kit ---- ---- 1
2.2KΩ 1

2. Resistors ---- 3.3KΩ 1


1KΩ 1

3. Patch cords and connecting wires Sufficient number


4 RPS (0-30V) 1

5 Decade Resistance Box(DRB) --- ---- 1

Theory:
Superposition Theorem:
Superposition theorem states that in a linear bilateral network containing more than one source, the
current flowing through the branch is the algebraic sum of the current flowing through that branch when
sources are considered one at a time and replacing other sources by their respective internal resistances.
Procedure:
1. Give the connections as per the diagram.
2. Set a particular voltage value using RPS1 and RPS2 & note down the ammeter reading
3. Set the same voltage in circuit I using RPS1 alone and short circuit the terminals.
4. Set the same voltage in RPS2 alone as in circuit I and note down the ammeter reading.
5. Verify superposition theorem.

Thevenin’s Theorem:
Any combination of linear bilateral circuit elements and active sources, regardless of the
Connection or complexity, connected to given load RL may be replaced by a simple two terminal network
consisting of a single voltage source of Vth volts and single resistance Req in series withvoltage source
across the two terminals of the load RL. The voltage Vth is open circuit voltagewhen the load is removed;
this voltage is also called Thevenin’s equivalent voltage. Resistance Reqis the equivalent resistancemeasured
between the two terminals with all the energy sources replacedby their internal resistance, also known

Department of EEE Page 10


NETWORK ANALYSIS & SIMULATION LAB

When RPS 2 is connected (RPS 1 is de-activated):


4.7 KΩ 3.3 KΩ

0-30 mA

2.2 KΩ 0-30 V

Tabular Column:
Input Current Through 1KOhm( IIII)
S.No
Voltage(volts)
Theoretical(ma) Practical(ma)
1

Circuit diagram:
3.3 KΩ

1 KΩ
10 V 2.2 KΩ

Thevenin’s Theorem:
To measure IL by direct method:
3.3 KΩ 0.20 mA

10 V 2.2 KΩ 1 KΩ

Department of EEE Page 11


NETWORK ANALYSIS & SIMULATION LAB

as Thevenin’s Resistance (Rth).


When the circuit is replaced by Thevenin’s equivalent across the load resistance, then the load
current can be obtained as
Load current, I L = Vth
Rth +RL
Procedure:
Thevenin’s Theorem:
1. Connections are given as per the circuit diagram.
2. Note down the load current IL in direct method.
3. Open the load resistance RL and measure the open circuit voltage Voc = Vth.
4. Determine Rth, viewing through the load terminals.
5. Note down the load current (IL) from Thevenin’s equivalent circuit.
6. Compare the theoretical and practical values by tabulating in a tabular form.

Norton’s Theorem:
Any combination of linear bilateral circuit elements and active sources, regardless of the Connection or
complexity, connected to given load RL, may be replaced by equivalent currentsource of INin parallel
with a resistance Req which is nothing but Thevenin’s Resistance also called Norton’s Resistance (RN).
Rth = RN
The value of the current source is the short circuit current between the two terminals ofthe
network. When the circuit is replaced by Norton’s equivalent across the load resistance, then the load
current can be obtained as

Procedure:
Norton’s Theorem:
1. Connections are given as per the circuit diagram.
2. To obtain the load current short circuit the load resistance and connect an ammeter and measure the
Norton’s current IN.
3. Determine Rth viewing through the load terminals.
4. Compare the theoretical and practical values by tabulating in a tabular form.

Department of EEE Page 12


NETWORK ANALYSIS & SIMULATION LAB
To measure Open Circuit or Thevenin’s Voltage (Voc ):
3.3 KΩ

10 V 2.2 KΩ 0-20 V

Determination of Open circuit or Thevenin’s Voltage (Voc)


Theoretical value Practical value
Voc (Volts) Voc (Volts)

To find Thevenin’s equivalent Resistance (Rth):


3.3 KΩ

2.2 KΩ
Rth

Determination of Thevenin’s equivalent Resistance (Rth)


Theoretical value Practical value
Rth (ohms) Rth (ohms)

Department of EEE Page 13


NETWORK ANALYSIS & SIMULATION LAB

Theoretical Calculations:

Department of EEE Page 14


NETWORK ANALYSIS & SIMULATION LAB

To measure the load current ( IL ) through RL from Thevenin’s equivalent circuit:


Rth 0.20 mA

Vth RL

Determination of load current ( IL )through RL fromThevenin’s equivalent circuit


Theoretical valueIL(Amps) Practical valueIL (Amps)

Norton’s Theorem:
To measure in Norton’s or Short circuit Current (IN or Isc)

3.3 KΩ 0.20 mA

10 V 2.2 KΩ

Determination of Norton’s or short circuit current (IN)


Theoretical valueIN (mA) Practical valueIN (mA)

Department of EEE Page 15


NETWORK ANALYSIS & SIMULATION LAB

Department of EEE Page 16


NETWORK ANALYSIS & SIMULATION LAB

To find Rth or RN:


3.3 KΩ

2.2 KΩ
RN

Determination of RN

Theoretical valueRN (Kilo ohms) Practical valueRN (Kilo ohms)

Department of EEE Page 17


NETWORK ANALYSIS & SIMULATION LAB

Formulae:
Total current, I = R1+R2
Thevenin’s voltage, Vth = Voc = I×R2
𝑅1𝑅2
Thevenin’s Resistance, 𝑅𝑡ℎ = 𝑅1+𝑅2
𝑉𝑡ℎ
Load current, 𝐼𝐿 = 𝑅𝑡ℎ+𝑅𝐿

Precautions:
1. Avoid loose connections.
2. Take readings without parallax error.

Result:

Department of EEE Page 18


NETWORK ANALYSIS & SIMULATION LAB

Circuit diagrams and Tabular forms:


3.3 KΩ

1 KΩ
10 V 2.2 KΩ

To measure open circuit voltage (Voc):


3.3 KΩ

10 V 2.2 KΩ 0-20 V

Determination of Voc
Theoretical valueVoc (Volts) Practical valueVoc (Volts)

To find Thevenin’s equivalent resistance (Rth):


3.3 KΩ

2.2 KΩ
Rth

Determination of Rth
Theoretical valueRth (ohms) Practical valueRth (ohms)

Department of EEE Page 19


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:
Verification of Maximum Power transfer theorem
Aim:
To verify the Maximum power transfer theorem for a given electrical network.
Apparatus required:
S.No. Name of the apparatus Type Range Quantity
1 Bread Board Trainer kit ---- ---- ---
2 RPS (0-30 V) 1

1 KΩ,2..2
3 Resistors --- 1
KΩ,3.3 KΩ

4 Decade Resistance Box(DRB) --- ---- 1


5 Patch cords and connecting wires Sufficient Quantity

Theory:
Statement:
Maximum power will be delivered from a voltage source to a load when the loadresistance is equal to
the internal resistance of the source ( RL = Rs ).
Procedure:
1. Connections are given as per the circuit diagram.
2. Determine Rth, viewing through the load terminal
3. By varying the load resistance RL (using decade resistance box) and note down the corresponding
voltmeter reading.
4. For each and every corresponding reading, Calculate the power across the load resistance RL using
the formula PL = V2/ RL and tabulate in the tabular form and determine the maximum power
obtained when RL=RS.
5. Plot the graph in between RL and PL. Mark the corresponding value of load resistance (RL) where
maximum power is obtained.

Department of EEE Page 20


NETWORK ANALYSIS & SIMULATION LAB
To find maximum power:
Rth

IL

0-20 V
Vth RL

S.No. RL (Ω ) V (Volts ) PL = V2/ RL (mW)

Model Graph:

Power
(mW)

Load Resistance
RL=R
s
(Ohms)
Calculations:

Department of EEE Page 21


NETWORK ANALYSIS & SIMULATION LAB

Formulae:
Total current, I = R1+R2

Thevenin’s voltage, Vth = Voc = I×R2


𝑅1𝑅2
Thevenin’s Resistance, 𝑅𝑡ℎ = 𝑅1+𝑅2
𝑉𝑡ℎ2
Maximum Power,Pmax =
4𝑅𝑡ℎ

Precautions:
1. Avoid loose connections.
2. Take readings without parallax error.

Result:

Department of EEE Page 22


NETWORK ANALYSIS & SIMULATION LAB

Circuit Diagram:

0-20 mA 1 KΩ 1 KΩ 0-20 mA

I1 I3
I2 0-20 mA I4 0-20 mA

0-20 mA I5
0-30 v
1 KΩ 1 KΩ
1 KΩ

Observations:-
Table 1: Branch Currents and voltages
Currents Voltages

I1= V1=

I2= V2=

I3= V3=

I4= V4=

I5= V5=

Department of EEE Page 23


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:
VERIFICATION OF TELLEGEN’S THEOREM

Aim: To verify Tellegen‟s theorem


Apparatus Required:
1. D.C Dual power supply 0-30 V 1 No.
2. Resistors 1KΩ ¼ watt (5),
3. Bread board and connecting wires.
4. Multimeter 1 No.
Theory:
Tellegen's theorem is one of the most powerful theorems in network theory. Most of
the energy distribution theorems and principles in network theory can be derived from it. It was
published in 1952 by Bernard Tellegen. Fundamentally, Tellegen's theorem gives a simple
relation between magnitudes that satisfy the Kirchhoff's laws of electrical circuit theory.
Tellegen's theorem is based on the fundamental law of conservation of energy and is a logical
outcome of Kirchoff's laws. It is a general and useful theorem. It states that the algebraic sum
of power absorbed by all elements in a circuit is zero at any instant. This theorem is about the
power balance in a circuit. Power absorbed by a resistor is always positive, whereas a source
may deliver power then in this case the power associated with the source is negative. Tellegens
theorem gives ∑Vk Ik = 0, for k=0 to 6. Where V is branch voltage, I is branch current and k
is number of branches.

Procedure:
1. Rig up the circuit as shown in figure. Adjust power supply voltage 5 V at channel 1
respectively.
2. Measure all branch voltages by connecting voltmeter parallel to the
components.
3. Measure all branch currents by connecting ammeter in series with component.
4. Find algebraic summation of ∑Vk Ik =............... for k=0 to 6.

5. Compare practical values with theoretical values.


NETWORK ANALYSIS & SIMULATION LAB

Table 2: Theoretical and practical Power comparison


Values Theoretical Practical

P1

P2
P
3

P4

P5

P6

Calculations:

Department of EEE Page 25


NETWORK ANALYSIS & SIMULATION LAB

RESULT:

VIVA QUESTIONS:

1. State and explain Tellegen’s Theorem.

2. Write the applications of Tellegen’s Theorem?

3. What are the limitations of Tellegen’s Theorem?

Department of EEE Page 26


NETWORK ANALYSIS & SIMULATION LAB

Department of EEE Page 27


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:
STUDY OF DC TRANSIENTS IN RL, RC AND RLC CIRCUITS
AIM: To study DC transients in RL, RC and RLC circuits
Theory:
RL CIRCUIT with external DC excitation:
Let us take a simple RL network subjected to external DC excitation as shown in the figure. The circuit consists
of a battery whose voltage is V in series with a switch, a resistor R, and an inductor L. The switch is closed at t =
0.

When the switch is closed current tries to change in the inductor and hence a voltage VL(t) is induced across the
terminals of the Inductor in opposition to the applied voltage. The rate of change of current decreases with time
which allows current to build up to it’s maximum value.

Department of EEE Page 28


NETWORK ANALYSIS & SIMULATION LAB

RC CIRCUIT with external DC excitation:


A series RC circuit with external DC excitationV volts connected through a switch is shown in the figure
below. If the capacitor is not charged initially i.e. it’s voltage is zero ,then after the switch S is closed at
time t=0, the capacitor voltage builds up gradually and reaches it’s steady state value of V volts after a
finite time. The charging current will be maximum initially (since initially capacitor voltage is zero and
voltage acrossa capacitor cannot change instantaneously) and then it will gradually comedown as the
capacitor voltagestarts building up. The current and the voltage during such charging periods are called
Transient Current and Transient Voltage.

Department of EEE Page 29


NETWORK ANALYSIS & SIMULATION LAB

Transient response of a series RLC circuit:

Department of EEE Page 30


NETWORK ANALYSIS & SIMULATION LAB

Department of EEE Page 31


NETWORK ANALYSIS & SIMULATION LAB

RESULT:

VIVA QUESTIONS:

1. What is the transient response of RL circuit

2. What is the transient response of RLC circuit

3. What is Transient Response?

4. What is an RLC circuit used for

Department of EEE Page 32


NETWORK ANALYSIS & SIMULATION LAB

Department of EEE Page 33


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:

TO STUDY THE FREQUENCY OF FIRST ORDER RL AND RC NETWORKS


AIM: To study the frequency of first order RL and RC networks

STATEMENT:

In this we shall study transient response of the RL, RC series and RLC circuits with external DC
excitations. Transients are generated in Electrical circuits due to abrupt changes in the operating
conditions

PROCEDURE:

The idea behind frequency response analysis is to examine how a system responds to sinusoidally varying

inputs of different frequencies. If we have a linear system, as we do in this case, then a sinusoidal input

of a particular frequency will generate in steady-state a sinusoidal output of the same frequency. The

output, however, may have a different amplitude than the input and the output may be phase

shifted as compared to the input. This idea is demonstrated below.


.

One can understand the above by considering that if our system is represented as the transfer function
, then the output is simply the product of the transfer function and the input,
. Therefore, the output can be separated (via a partial fraction expansion) into a component
with the poles of the transfer function (representing the system's natural response) and a component with
the poles of the input signal. If the system is stable, then the natural response will die out resulting in a
steady-state output that has the same form (poles) as the input signal.

Department of EEE Page 34


NETWORK ANALYSIS & SIMULATION LAB
When we consider a system's frequency response, we are specifically interested in how the amplitude and
phase of the steady-state output compare to the sinusoidal input. One way to represent this amplitude
(magnitude) data and this phase data is as a Bode plot. A Bode plot consists of two graphs, one being the
magnitude of the response (the ratio of the output amplitude to the input amplitude, ) versus frequency,
and the other being the phase of the response versus frequency.

Department of EEE Page 35


NETWORK ANALYSIS & SIMULATION LAB
Examination of the above demonstrates that the RC circuit behaves like a low-pass filter (passes low
frequencies and blocks high frequencies). At low frequencies, the circuit has a magnitude response of zero
decibels. Recall that in decibels the magnitude is calculated as , therefore, a magnitude of 0 dB
corresponds to the case that the output amplitude is equal to the input amplitude (the ratio equals 1).
While at higher frequencies, the magnitude in dBs becomes more and more negative. This trend corresponds
to the amplitude ratio becoming closer to zero, that is, the output is attenuated to a greater degree as the
input frequency is increased. The trend observed in the phase plot is that the output lags behind the input to
greater degree as the input frequency is increased.

These trends are observed in most physical systems. As the frequency of the input increases, the system has
a harder time "keeping up" with the input. Through the course of the hardware experiment in the next
section, we will try to build some intuition for this phenomenon. In the case of the system we are examining
here, the frequency at which the input begins to be attenuated is determined by the size of the electronic
components and . Specifically, recall the transfer function for the RC circuit:

(1)
The break frequency for this circuit is determined by the location of its pole, that is, the break frequency
equals . In the case of this circuit, and the break frequency is in the neighborhood of
1 rad/sec. Recalling the form of the RC circuit's step response, we can anticipate how the circuit will respond
to a square wave input of varying frequencies. We will verify our intuition with a hardware-based
experiment in the next section. The overall purpose of this activity is to better understand what a system's
frequency response means.

Frequency response in series RL circuits

The magnetic field within an inductor L resists the rapid changes of AC signals. Slow changes, like those
occurring in low-frequency signals, pass through inductors unimpeded, but rapidly changing, high-
frequency signals are "resisted" by the inductor. That means less current at high frequencies, so less
power delivered to the series resistor R. Figure 1 shows the drop in current as the frequency increases in a
series RL circuit.

The cutoff frequency fc is an important parameter to describe this behavior. This is the frequency at which
the power delivered by the circuit is cut in half. Since P = I2R, half the power will occur when the current
drops to Imax, or about 0.707 Imax. In your SPARKS circuits, you can measure the voltage
drop VR across the resistor as you adjust the frequency, and note the frequency fc when VR just drops to
0.707 Vmax.

Department of EEE Page 36


NETWORK ANALYSIS & SIMULATION LAB

Figure 1
Frequency Response of Series RL Circuit

RESULT:

VIVA QUESTIONS:

1. what is first order RL circuit

2. what is frequency response of RL circuit

3. what is frequency response

4. what is first order RC circuit

Department of EEE Page 37


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:
TO STUDY THE TRANSIENT AND STEADY STATE RESPOSE OF 2ND ORDER CIRCUIT

AIM: Study the transient and steady state response of 2nd order circuit by varying parameters and

Studying their effects on responses

Theory:

Transfer function: It is the ratio of O/P by I/P of any system represented in laplace domain. It fully
describes a control system. The order, type and frequency response can be derived from the open loop
T/F (OLTF). They are used to determine the stability of the system. From the denominator of T/F, roots
of the system can be obtained.

Second order circuit:

second order equation can be compared with

Department of EEE Page 38


NETWORK ANALYSIS & SIMULATION LAB

comparing the transfer function with the generalized form we obtain:

Thus by varying pot we can obtain different ζ ζ=0 Undamped system (oscillatory) 0<ζ1 Over damped

System

For critically damped system roots are real & equal. For underdamped system roots are complex and for

overdamped roots are real and equal

Department of EEE Page 39


NETWORK ANALYSIS & SIMULATION LAB

PROCEDURE:

Setup 1: i) Setup the circuit in a bread board, provide input, ground and oscilloscope connections from

Analog discovery 2 device.

ii) Vary the POT and for a fixed value of R measure the settling time from the output window.

iii) Measure the respective R and compare it with the calculated R from Ts=5τ

Setup 2: For underdamped and overdamped:

i) Setup the circuit in a breadboard, providing required connections from Analog discovery 2 device.

ii) Vary the pot and obtain underdamped condition. Measure R

For critically damped:

i) Calculate value of R from the equation : 𝜁 = 𝑅 2 √𝐶/𝐿

ii) Adjust POT to that value.

iii) Setup circuit and observe output.

RESULT:

VIVA QUESTIONS:

1. What is the meaning of the transient response of a second-order system?

2. Discuss the differences between underdamped, overdamped, and critically damped responses.
Department of EEE Page 40
NETWORK ANALYSIS & SIMULATION LAB

3. What is the steady-state response of a second-order system?

4. Can you describe the concept of bandwidth in the frequency response of a second-order system?

5. Explain the concept of peak time in the context of transient response.

RESULT:

Department of EEE Page 41


NETWORK ANALYSIS & SIMULATION LAB

EXP.NO. DATE:

RESONANCE IN SERIES AND PARALLEL RLC CIRCUITS

AIM: To determine the resonant frequency fo, Bandwidth and quality factor Q, of the given series
and parallel RLC circuits.

APPARATUS:

S. no Name of the apparatus Range Type Quantity


(0 – 3)MHz Signal generator (0-20) V Peak to
1 - 1No
Peak
2 Decade inductance Box (0-1.11H) - 1No
3 Resistors 100Ω,1k Carbon 2No
Composition
4 Capacitors 0.1µF - 1No
5 Ammeter (0-10) mA MI 1No
6 Bread board - - 1No
7 Connecting wires - - Required
Number

PROCEDURE:

Resonance in series and parallel RLC circuits:


1. Set the signal generator in sine wave mode and the output voltage to 20V peak topeak.
2. Connect the circuit as per fig (1) and vary the frequency of the input signal in steps and
note down the corresponding current through the circuit and tabulate the readings.
3. Reduce the frequency to zero and disconnect the circuit and plot the graph by relating
dependent and independent variables.
4. Connect the circuit as per fig (2) and repeat the steps 2 and3.
5. From graph find the fo,f1&f2

PRECAUTIONS:

1. Keep the output voltage of the signal generator in zero volt position.
2. Set the ammeter pointer atzero position.
3. Take the readings without parallax error.
4. Avoid loose connections.

Department of EEE Page 42


NETWORK ANALYSIS & SIMULATION LAB

TABULAR COLUMN:

SERIES RESONANCE PARALLEL RESONANCE


S.no Frequency, Current, Frequency, Current,
f (Hz) I(mA) f (Hz) I(mA)

Model Graphs:

Department of EEE Page 43


NETWORK ANALYSIS & SIMULATION LAB

THEORETICAL CALCULATIONS:

SERIES RESONANCE

Resonantfrequency

Quality factor, Q =ωL/R


Band width =fo/Q

PARALLEL RESONANCE

Department of EEE Page 44


NETWORK ANALYSIS & SIMULATION LAB

CONNECTION DIAGRAM FOR SERIES RESONANCE

Fig .1

Resonant frequency, f0 =

Lower cut-off frequency, f1 =

Upper cut-off frequency2 =

Band width = f2 –f1=

Quality factor (Q)=


CONNECTION DIAGRAM FOR PARALLEL RESONANCE :

Fig .2

Resonant frequency, f0 =

Lower cut-off frequency, f1 =

Upper cut-off frequency,f2=

Band width = f2 –f1 =

Quality Factor Q=fo/(f1-f2)=

Department of EEE Page 45


OBSERVATIONS:

Series Resonant circuit Parallel Resonant circuit


S.No Parameter
Theoretical Values Practical Theoretical Practical
Values Values Values
1 Resonant Frequency, fo
2 Band width
3 Quality factor

RESULT:

VIVA QUESTIONS:

1. What is meant by Resonance?

2. What is meant by Resonant Frequency?

3. Current is measured in

4. Voltage is measured in

5. What is series resonance?

6 .What is parallel resonance?


Department of EEE Page46
Department of EEE Page47
EXP.NO. DATE:

DETERMINATION OF Z AND Y PARAMETERS

AIM: To determine open circuit impedance parameters (Z) and short circuit admittance
parameters(Y) of the given two port network.

APPARATUS:

S. No Name of the Range Type Quantity


apparatus
1 Regulated power (0– 30)V - 1
supply
2 Voltmeters (0-10)V MC 2

3 Ammeters (0- 10)ma MC 2


4 Resistors
5 Breadboard - - 1
6 Connecting wires - - Required
number

PROCEDURE:

1. Connect the circuit as per the fig (1)and set R.P.S. output voltage to 5volts.
2. Note down the corresponding current(I1)through the input port and voltages(V2)
across
3. Disconnect the circuit and calculate Z11and Z21using the formulae, Z11=V1/I1
and Z21=V2/I1.
4. Connect the circuit as per the fig (2) and set R.P.S. output voltage to 5volts.
5. Note down the corresponding current (I2) through the output port
and voltage(V1)across
6. Disconnect the circuit and calculate Z22 and Z12 using the formulae, Z22=V2/I2
and Z12=V1/I2.
7. Connect the circuit as per the fig (3) and set R.P.S. output voltage to 5volts.
8. Note down the corresponding currents through the input and output ports I1 and I2.

Department of EEE Page48


9. Disconnect the circuit and calculate Y11 and Y21 using the formulae, Y11=I1/V1
And Y21=I2/V1.
10. Connect the circuit as per the fig(4) and set R.P.S. output voltage to 5volts.
11. Note down the corresponding currents through the input and output ports I1 and I2.
12. Disconnect the circuit and calculate Y22 and Y12 using the formulae, Y22=I2/V2
and Y12=I1/V2.

PRECAUTIONS:
1. Initially keep the RPS output voltage knob in zero volt position.
2. Set the ammeter pointer at zero position.
3. Take the readings without parallax error.
4. Avoid loose connections.
5. Do not short circuit the RPS output terminals.

Z Parameter Theoretical calculations:

Circuit Diagram to Find Z11&Z21:

Circuit Diagram to Find Z22&Z12:

Department of EEE Page49


Circuit Diagram to Find Z11&Z21:

Fig (1)
Tabular Column:

V2
S.No V1(volts) (volts) I1(mA) Z11 Z21

Circuit Diagram to Find Z22&Z12:

Fig (2)

S.No V2(volts) I2(mA) V1(volts) Z22 Z12

Department of EEE Page50


Y PARAMETER THEORETICAL CALCULATIONS:

Circuit diagram to find Y11&Y21:

Circuit diagram to find Y22&Y12:

Circuit Diagram to Find Y11&Y21:

Fig (3)

Department of EEE Page51


S. no V1(volts) I1(mA) I2(mA) Y11=I1/V1 Y21=I2/V2
(mhos) (mhos)

Circuit Diagram to Find Y22 & Y12:

Fig (4)

S.No V2(volts) I2(mA) I1(mA) Y22=I2/V2 Y21=I1/V2


(mhos) (mhos)

OBSERVATIONS:

Z11 Z12 Z22 Z21 Y11 Y12 Y21 Y22


(KΩ) (KΩ) (KΩ) (KΩ) (mhos) (mhos) (mhos) (mhos)

Theoretical values

Practical values

Department of EEE Page52


VIVAQUESTIONS:

1. What is the other name for Y-Parameters?

2. The parameters Y11,Y12,Y21,Y22are also called

3. Write the equations of Short circuit parameters.

4. What is the other name for Z-Parameters?

5. Which is the correct condition of symmetry observed in z-parameters?

6. How is the short circuit reverse transfer admittance (y12) calculated in terms
of current and voltage ratio?

RESULT:

Department of EEE Page53


EXP.NO DATE:

TRANSMISSION AND HYBRID PARAMETERS

AIM: To determine Transmission (ABCD) and Hybrid parameters of the given two port
network.

APPARATUS:

S. No Name of the apparatus Range Type Quantity


(0– 30)V
1 Regulated power supply - 1
2 Voltmeters (0-10)V MC 2
(0- 10)mA
3 Ammeters MC 2
Carbon
4 Resistors -
Composition
5 Breadboard - - 1
6 Connecting wires - - Required
number

PROCEDURE:
1. Connect the circuit as per the given Fig(1) and set the RPS input voltage to10V
2. Note down the corresponding current (I1) through the input port and voltages (V2) across
the output port.
3. Disconnect the circuit and calculate the parameter A and C using the formulae A=V1/V2
&C=I1/V2
4. Connect the circuit as per the fig(2).
5. Adjust the input voltage to 10V and Note down the corresponding currents (I1) &
(I2) through the input and output port.
6. Disconnect the circuit and calculate parameters B and D using the formulae,
B= -V1/I2, D= -I1/I2
7. Connect the circuit as per the fig(3) and set RPS input voltage to 10volts.
8. Note down the corresponding currents through the input and output ports I1 and I 2.

Department of EEE Page 54


9. Disconnect the circuit and calculate h11and h21using the formulae ,h11= V1/I1and
h21=I2/I1
10. Connect the circuit as per the fig(3,4)andsetRPSoutputvoltageto10volts.
11. Note down the corresponding currents through output ports I1and voltage at input
port(V1).
12. Disconnect the circuit and calculate h22 and h12using the formulae,h22=I2/V2and
h12=V1/V2

PRECAUTIONS:
1. Initially keep the RPS output voltage knob in zero volt position.
2. Set the ammeter pointer at zero position.
3. Take the readings without parallax error.
4. Avoid loose connections.

TRANSMISSIONPARAMETERSTHEORETICAL CALCULATIONS:

Circuit Diagram to Find B&D:

Circuit Diagram to Find A&C:

Department of EEE Page 55


Circuit Diagram to Find A &C:

Fig(1)

S.No V2(volts) I2(volts) V1(mA) B=-V1/I2Ω D=-I1/I2

Circuit Diagram to find B&D:

Fig(2)

S.No V1(volts) V2(volts) I1(mA) A=V1/V2 C=I1/V2(mhos)

Department of EEE Page 56


NETWORK ANALYSIS & SIMULATION LAB

Hybrid Parameter Theoretical calculations:

Circuit Diagram to find h11&h21:

Circuit Diagram to find22&h12:

Circuit Diagram to find h11&h21:

Fig(3)

S.No V1(volts) I1(mA) I2(mA)


h11=V1/I1Ω h21=I2/I1

Department of EEE Page 57


NETWORK ANALYSIS & SIMULATION LAB

VIVAQUESTIONS:

1. Hybrid means

2. The hybrid parameter h11is called

3. The hybrid parameter h21is called

4. What is the other name for Transmission parameters?

RESULT:

Department of EEE Page 58


NETWORK ANALYSIS & SIMULATION LAB

Department of EEE Page 66

You might also like