Technical View

Practical Applications of Low-Power Design with nanoWatt XLP

Mark Hofmann Advanced Engineer, Future Electronics In any low power or battery powered application that includes microcontrollers, there are four basic parameters that need to be controlled in order to have a system meet power requirements: Low Sleep Current Low Active Current Fast Wake-Up Time Low-Power Monitoring Circuits down the core but allows some peripherals to run and retains the RAM. In Deep Sleep, the core RAM and all of the peripherals are powered off. Despite this, there are still many sources that can wake the processor from Deep Sleep. These include: Watchdog, BOR, Interrupts, Power On Reset (POR) and Master Reset. When in Deep Sleep, the processor also has 2 words of RAM that are maintained. When the processor wakes from Deep Sleep, the previous state of the device is recorded in these 2 bytes. When the device wakes from Deep Sleep, the processor knows what state it was in before entering Deep Sleep. Also important to note regardless of sleep mode, the pin states are retained. The differences between Sleep and Deep Sleep are summarized in Table 2 below.
Low Power Mode Sleep Deep Sleep
Table 2.

and reduces battery life. Microchips nanoWatt XLP devices can enable the RTCC while in Deep sleep mode, allowing for much lower power consumption and removing the need to wake from Sleep every second. Power Reduction Techniques One of the most obvious and commonly used methods of reducing power is increasing the value of pull-up resistors. Since most of the power consumed by pull-up resistors is static power, increasing these resistors can reduce the amount of power consumed. There are some drawbacks to using this method to reduce power. First of all, the designer must careWake Up Sources POR, BOR, WDT, INT, RTCC, Periph POR, BOR, WDT INT, RTCC RAM Retention Yes 2-4 Bytes only

As the drive to develop lower-power consumption, longer battery life and higher efficiency devices continues, Microchip has introduced a family of products to help you deliver on your next generation devices. These devices have the lowest sleep currents in the industry and give you the flexibility to meet your design goals. Microchip calls this technology nanoWatt XLP (eXtreme Low-Power) Technology. This technology enables Microchip to define a specification for power consumption in their PIC microcontrollers. These specifications can be seen in Table 1.
Mode of Operation Sleep Watchdog Timer Real Time Clock/ Calendar
Table 1.

Core Powered Off Yes Yes

Peripherals Powered Off Some All

Wake Up Time 1-5ms Similar to POR

Pin State Maintained Yes Yes

Best nanoWatt XLP Specifications down to 20nA down to 350nA down to 490nA

Competing MCU Specifications 100-350nA 800-1000nA 1000-1500nA

While low sleep currents are necessary for a lowpower system, the advantage of these low sleep currents can be lost if the monitoring circuits around the processor consume too much power. Microchip has optimized these circuits for lowpower operation. For example, the Brown Out Reset (BOR) circuit consumes just 45nA. This family of nanoWatt XLP processors range from 8-bit PIC16 processors to the 16-bit PIC24 series. These full featured processors offer a host of peripherals including: USB, CTMU (Capacitive touch), A/Ds, flexible PWMs and Real Time Clock/ Calendar (RTCC), and EEPROM. New Power Modes In order to maximize power savings, Microchip has introduced a new power mode for some of their nanoWatt XLP devices. This new power mode, called Deep Sleep, gives the user the ability to reduce their power consumption to as low as 20nA. Microchips existing sleep mode powers

When trying to decide which power mode to use, the most important consideration is how long the device will remain asleep. Waking from Deep Sleep is very similar to a POR and the processor must reinitialize the system to wake from Deep Sleep. This requires the processor to remain in active mode much longer than if the sleep mode is used. Realizing the power savings from Deep Sleep requires knowing the differences between Sleep and Deep Sleep and how to use it effectively.
Figure 1.

fully weigh the input impedance of the devices that are connected. External devices that require pull-ups may have input impedances that are less than the pull-up value. If this occurs, there may be a voltage divider set up, rather than the expected pull-up behavior. See Figure 2. Secondly, the designer needs to evaluate the system response times as the increase in pull-up value will increase the system response. In the case of I2C, doubling the pull-up resistance on an I2C bus halves the operating frequency of the bus.
Vdd nanoWatt XLP Device Rpu External Device Vin = Vdd (Rin/(Rpu + Rin)) Rin

Applications that wake up frequently are more likely to use Sleep mode

Figure 2.

Applications that wake up less frequently are more likely to use Deep Sleep mode

Another popular method of reducing power is to run at a reduced clock rate. This can lead to some significant power savings, but only if used correctly. Depending on the application, it can be more advantageous to run at faster frequencies and take advantage of long Sleep times than it would be to continuously run at a low frequency. In order to demonstrate this, we will use data from one of the nanoWatt XLP devices, the PIC24F16KA102. To illustrate this point, this example will take into consideration only the power consumed in the core and the only variable is the frequency of the

There are many applications where the microcontroller wakes from Sleep solely to update the RTCC. This mode of operation consumes a lot of power

14

1.800.FUTURE.1 www.FutureElectronics.com

Technical View

execution. The example takes a program that runs 12k of instructions and then the processor goes to Sleep. This 12k of code executes once per second. The specifications chosen are V DD = 3.3V at 25C. Since ninety percent of the PIC24 instructions in the instruction set are single cycle instructions, we will assume that each of the 12k of instructions take one clock cycle. We will assume 2.5ms to go into and out of Sleep.
Parameter Active Current Sleep Current # of Instructions Time in Active % age Sleep Average Power
Table 3. 32kHz 55A 540nA 12k 375ms 62.5% 22W 1MHz 540A 540nA 12k 12ms 98.8% 10.9W 2MHz 1100A 540nA 12k 6ms 99.4% 13.9W 32MHz 18000A 540nA 12k 375s 99.96% 98W

Practical Applications of Using Deep Sleep Using Deep Sleep significantly reduces the amount of power consumed by the processor. However, there are some considerations to make when using this mode. In Deep Sleep, only the RTCC, WDT, and LCD are powered and it means that the core, flash, RAM, and supervisors (other than WDT) are de-powered. Once the processor comes out of Deep Sleep, it starts executing as if it had just come out of a POR. There is some RAM (2-4bytes) that is retained while in Deep Sleep, so processor status can be saved before entering Deep Sleep. Once the processor initializes, it reads this retained RAM so that it can continue operating from where it was before it entered Deep Sleep. See Figure 3. Doing all this re-initialization causes the processor to be active for much longer than if it woke up from Sleep. Typically, Deep Sleep gives the most power savings when the Sleep times are long, but there are exceptions to this; specifically, if the initialization routines are short, or if the temperatures are high. While this mode does have some tradeoffs, it allows the processor to enter a mode that is the lowest sleep current than any processor currently available on the market. Figure 3 shows the operation of a device in Deep Sleep.
Reset Vector Initialize Application Read Deep Sleep Registers and Restore Context Release State Perform Application Tasks

Sleep every second. Deep Sleep is more advantageous if the period is an hour. As a matter of fact, using Deep Sleep in the one hour case reduces the average power of the core by about 40%. As with the previous example, the particular design will dictate when to use Sleep or Deep Sleep. Another consideration to make when trying to choose between Sleep and Deep Sleep is environment. As the environmental temperature increases, the Sleep and Deep Sleep currents also increase, but not at the same rates. In Sleep, the current increases almost 2A from -40C to +85C. However, the current increases by only 0.68A when in Deep Sleep. This changes the above calculation slightly. In Table 4, it was obvious that under the conditions specified, we would use Sleep if we were going to wake every second. If we do the same calculation at 85C, the result isnt so clear cut.
Sleep (1s) Active Current Sleep Current # of Instructions Time in Active Average Power
Table 5. 720A 2450nA

Deep Sleep (1s)

720A 980nA

For this application, the least amount of power consumption comes not when we run at the lowest current draw specs, but at a somewhat higher frequency. Running the core at 32kHz gives us twice the power consumption compared to 1MHz. In practice, the calculations can be more complex; however the same methods could be used to optimize to a specific design. These devices can also change their execution frequency on the fly. This allows Microchip nanoWatt XLP devices to change its operating frequency in order to optimize the power consumption to the specific code thats running. They also have the ability to switch between clock sources dynamically, which allows even more flexibility in the system for further power reduction. In addition to Sleep and Deep Sleep, the PIC24 has another power mode that can help the designer accomplish the power goals of the system. The PIC24, dsPIC and PIC32 have Doze modes and runs the core at a slower clock frequency than the peripherals. This is useful if the peripherals are required to run at full speed, but the core is not particularly active. The PIC24, dsPIC and PIC32 can also disable or completely remove power to a module. This can even be done while the processor is running so peripherals can be switched on and off depending on whether the system requires the peripheral.

12k 12ms 20.2W

18k 18ms 19.7W

Woke from Deep Sleep? N

Store Context in Deep Sleep Registers Wake-up Enter Deep Sleep

With the introduction of nanoWatt XLP, Microchip Technology is now the industry leader with the lowest sleep currents. It is important to understand how to make the most of the low power features of these devices in order to get the most power savings possible for the design. Using these technologies effectively makes it possible for designers to increase the performance of their designs. For additional resources, please refer to the download section found on Future Electronics product pages at www.FutureElectronics.com, refer to documents found in references below or email [email protected].
References: PIC24F16KA102 Family Data Sheet, DS39927B, revB, Preliminary AN1267: nanoWatt and nanoWatt XLP Technologies: An Introduction to Microchips Low-Power Devices, DS01267A, revA PIC Microcontroller Low Power Tips n Tricks, DS01146B, Chapter 2, revB

Figure 3.

For this particular set of parameters, the PIC24F16KA102 has less average power consumption in sleep mode when coming out of
Sleep Deep Sleep Sleep Deep Sleep (1s) (1s) (1hr) (1hr) Active Current Sleep Current # of Instructions Time in Active Average Power
Table 4. 540A 540nA 12k 12ms 10.9W 540A 300nA 18k 18ms 13.4W 540A 540nA 12k 12ms 1.78W 540A 300nA 18k 18ms 0.993W

PIC24F16KA102-I/ML XLP series

XLP Demo Video

1.800.FUTURE.1 www.FutureElectronics.com

15