Design Of Function Circuits With 555 Timer Integrated Circuit Kc Selvam pdf download
Design Of Function Circuits With 555 Timer Integrated Circuit Kc Selvam pdf download
https://ebookbell.com/product/design-of-function-circuits-
with-555-timer-integrated-circuit-kc-selvam-49155652
https://ebookbell.com/product/design-of-function-circuits-
with-555-timer-integrated-circuit-k-c-selvam-48982094
https://ebookbell.com/product/design-of-function-circuits-
with-555-timer-integrated-circuit-k-c-selvam-47662878
https://ebookbell.com/product/the-machine-a-radical-approach-to-the-
design-of-the-sales-function-hardcover-justin-roffmarsh-7395834
https://ebookbell.com/product/engineering-secure-twoparty-computation-
protocols-design-optimization-and-applications-of-efficient-secure-
function-evaluation-1st-edition-thomas-schneider-auth-4196170
The Architecture Of Use Aesthetics And Function In Architectural
Design 1st Edition Stephen Grabow
https://ebookbell.com/product/the-architecture-of-use-aesthetics-and-
function-in-architectural-design-1st-edition-stephen-grabow-77078932
https://ebookbell.com/product/deconstructing-product-design-exploring-
the-form-function-usability-sustainability-and-commercial-success-
of-100-amazing-products-william-lidwell-4572006
https://ebookbell.com/product/materials-design-inspired-by-nature-
function-through-inner-architecture-peter-fratzl-john-w-c-dunlop-
richard-weinkamer-4335888
https://ebookbell.com/product/technical-functions-on-the-use-and-
design-of-artefacts-1st-edition-wybo-houkes-1636756
https://ebookbell.com/product/outsourcing-management-functions-for-
the-acquisition-of-federal-facilities-committee-on-outsourcing-design-
and-constructionrelated-management-services-for-federal-
facilities-1822272
Design of Function Circuits with
555 Timer Integrated Circuit
This comprehensive book covers the design of function circuits with the
help of 555 timer integrated circuits in a single volume. It further discusses
how derived function circuits are implemented with integrator, comparator,
low pass filter, peak detector, and sample and hold circuits.
Design of Function Circuits
with 555 Timer Integrated
Circuit
K. C. Selvam
First edition published 2023
by CRC Press
6000 Broken Sound Parkway NW, Suite 300, Boca Raton, FL 33487–2742
and by CRC Press
4 Park Square, Milton Park, Abingdon, Oxon, OX14 4RN
CRC Press is an imprint of Taylor & Francis Group, LLC
© 2023, K. C. Selvam
Reasonable efforts have been made to publish reliable data
and information, but the author and publisher cannot assume
responsibility for the validity of all materials or the consequences
of their use. The authors and publishers have attempted to trace
the copyright holders of all material reproduced in this publication
and apologize to copyright holders if permission to publish in this
form has not been obtained. If any copyright material has not been
acknowledged please write and let us know so we may rectify in any
future reprint.
Except as permitted under U.S. Copyright Law, no part of this book
may be reprinted, reproduced, transmitted, or utilized in any form by
any electronic, mechanical, or other means, now known or hereafter
invented, including photocopying, microfilming, and recording, or
in any information storage or retrieval system, without written
permission from the publishers.
For permission to photocopy or use material electronically from this
work, access www.copyright.com or contact the Copyright Clearance
Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978–
750–8400. For works that are not available on CCC please contact
[email protected]
Trademark notice: Product or corporate names may be trademarks
or registered trademarks and are used only for identification and
explanation without intent to infringe.
Library of Congress Cataloging‑in‑Publication Data
Names: Selvam, K. C., author.
Title: Design of function circuits with 555 timer integrated circuit /
K.C. Selvam.
Other titles: Design of function circuits with five hundred fifty-five
timer integrated circuit
Description: First edition. | Boca Raton : CRC Press, [2023] | Includes
bibliographical references and index.
Identifiers: LCCN 2022037988 (print) | LCCN 2022037989 (ebook) |
ISBN 9781032391700 (hbk) | ISBN 9781032424798 (pbk) |
ISBN 9781003362968 (ebk)
Subjects: LCSH: Function generators (Electronic instruments)—Design
and construction. | 555 timer IC (Integrated circuits)
Classification: LCC TK7895.F8 S45 2023 (print) | LCC TK7895.F8
(ebook) | DDC 621.3815—dc23/eng/20221107
LC record available at https://lccn.loc.gov/2022037988
LC ebook record available at https://lccn.loc.gov/2022037989
ISBN: 978-1-032-39170-0 (hbk)
ISBN: 978-1-032-42479-8 (pbk)
ISBN: 978-1-003-36296-8 (ebk)
DOI: 10.1201/9781003362968
Typeset in Sabon
by Apex CoVantage, LLC
Dedicated to my loving wife
S. Latha
Contents
Preface xiii
Author Biography xv
List of Useful Notations xvi
List of Abbreviations xvii
Introduction to the 555 Timer xix
Index221
Preface
After writing three books and publishing them with CRC Press, Taylor &
Francis, I found that the very popular timer IC 555 can be used to perform
function circuits. I worked on that, got useful results, and decided to write
another book, and this is the result. Earlier, the 555 timer IC was used for
timing and control applications, and now it can also use to perform func-
tion circuits.
I am highly indebted to my:
• Mentor, Prof. Dr. V.G.K. Murti who taught me about function circuits.
• Philosopher, Prof. Dr. P. Sankaran who taught me measurements and
instrumentation.
• Teacher, Prof. Dr. K. Radha Krishna Rao who taught me operational
amplifiers.
• Gurunather, Prof. Dr. V. Jagadeesh Kumar who guided me in the proper
way of the scientific world.
• Trainer, Dr. M. Kumaravel who trained me to do experiments with
op-amps.
• Director, Prof. Dr. Kamakoti who motivated me to do this work.
• Encourager, Prof. Dr. Enakshi Bhattacharya who encouraged me to get
this result.
• Leader, Prof. Dr. Devendra Jalihal who kept me in a happy and peaceful
official atmosphere.
• Supervisor, Prof. Dr. David Koil Pillai who supervised all my research
work at IIT Madras.
I thank Dr. Gauravjeet Singh Reen, Senior Commissioning Editor, Taylor &
Francis, CRC Press who has shown keen interest in publishing all my theory
and concepts on function circuits. His hard work in making this book pos-
sible is commendable.
I also thank my friends Prof. Dr. R. Sarathi, Dr. Balaji Srinivasan, Dr. T.
G. Venkatesh, Dr. Bharath Bhikkaji, Dr. Bobey George, Dr. S. Anirudhan,
Dr. Aravind, Mrs. T. Padmavathy, Mrs. Sulochana, and Mrs. Karthiayini
xiv Preface
He got Best Paper Award by IETE in 1996 and the Students Journal Award
by IETE in 2017. In 2021, he received the Life Time Achievement Award
from the Institute of Researchers, Wayanad, Kerala, India. At present he is
working as a scientific staffer in the Department of Electrical Engineering,
Indian Institute of Technology–Madras, India.
Useful Notations
Figure 0.1 shows the functional diagram of the 555 timer. The resistors R1,
R2, and R3 are used as voltage dividers and provide voltage references (1)
2VCC/3 for the upper comparator CMP1 and (2) VCC/3 for the lower com-
parator CMP2.
Initially when the power supply is switched on, the output of the upper
comparator CMP1 will be LOW, i.e., R = 0, and the output of the lower
comparator CMP2 will be HIGH, i.e., S = 1. The flip flop outputs are Q = 1
and Q′ = 0. The timer output at pin 3 will be HIGH, transistor Q1 is OFF,
and hence the discharge pin 7 is at the open position.
With the threshold pin 6 and trigger pin 2 tied together, a rising voltage is
applied to these connected pins 2 and 6. When the rising voltage is increased
above 2 VCC/3, the output of the upper comparator CMP1 becomes HIGH,
i.e., R = 1, and the output of the lower comparator CMP2 becomes LOW,
i.e., S = 0. The flip flop outputs are Q = 0 and Q′ = 1. The timer output at
pin 3 will be LOW, transistor Q1 is ON, and hence the discharge pin 7 is at
GND potential.
Sl. No. Trigger (pin 2) Threshold (pin 6) Output (pin 3) Discharge (pin 7)
Now let us change the rising voltage in to a falling voltage. When the fall-
ing voltage goes below 1/3 VCC, the output of the upper comparator CMP1
becomes LOW, i.e., R = 0, the output of lower comparator CMP2 becomes
HIGH, i.e., S = 1. The flip flop outputs are Q = 1 and Q′ = 0. The timer
output at pin 3 will be HIGH, transistor Q1 is OFF, and hence the discharge
pin 7 is at the open position.
The reset pin 4 is used to reset the flip flop if there are any overrides in
the operation. The transistor Q2 is working as a buffer to isolate the reset
input from the flip flop and transistor Q1. The transistor Q2 is driven by an
internal reference voltage VREF obtained from VCC. The different operation
states of the 555 timer are shown in Table 0.1.
Chapter 1
V1
δT = T (1.1)
VR
δT
1
VO = V2 dt (1.2)
T 0
V2
VO = δT (1.3)
T
V1 V2
VO = (1.4)
VR
DOI: 10.1201/9781003362968-1
2 Design of Function Circuits with 555 Timer Integrated Circuit
Figure 1.1 (a) Saw tooth wave based time division multiplier—type I. (b) Saw tooth wave
based time division multiplier—type II.
Figure 1.3 (a) Triangular wave based multiplier—type I. (b) Triangular wave based multiplier—
type II.
VT - V1 V + V1
T1 = T, T2 = T T, T = T1 + T2 (1.5)
2VT 2VT
T2 T1 + T2
1 V2
VO = V2 dt + ( -V2 ) dt = (T2 - T1 ) (1.6)
T O T2
T
V1 V2
VO = (1.7)
VT
Initially when the 555 timer output is HIGH, the inverting amplifier OA3
gives −VSAT to the differential integrator composed by resistor R1, capacitor
C1, and op-amp OA1. The output of the differential integrator will be
6 Design of Function Circuits with 555 Timer Integrated Circuit
1
VT1 = (V1 + VSAT )dt
R1C1
(VSAT + V1 )
VT1 = t (1.9)
R1C1
1
VT1 = (V1 - VSAT )dt
R1C1
(VSAT - V1 )
VT1 = - t (1.10)
R1C1
VCC
VT = (1.11)
3
VSAT - V1 V + V1
T1 = T, T2 = SAT T, T = T1 + T2 (1.12)
2VSAT 2VSAT
V2 (T2 - T1 )
VO = (1.13)
T
Time Division Multipliers—Multiplexing 7
V1 V2
VO = (1.14)
VSAT
1
VT1 = (VO + V1 )dt
R1C1
(VO + V1 )
VT1 = t (1.15)
R1C1
(‘ax’ is connected to ‘a’). The inverting amplifier OA3 output will be HIGH,
i.e., +VSAT. Now the output of the differential integrator will be
1
VT1 = (VO - V1 )dt
R1C1
(V1 - VO )
VT1 = - t (1.16)
R1C1
VCC
VT = (1.17)
3
V1 - VO V + VO
T1 = T, T2 = 1 T, T = T1 + T2 (1.18)
2V1 2V1
Time Division Multipliers—Multiplexing 9
Another rectangular wave VN with ±VSAT results as the peak to peak value
is generated at the inverting amplifier OA3 output. The R2C2 low pass filter
gives the average value of this pulse train VN and is given as
T2 T1 + T2
1
VX = VSAT dt + ( -VSAT ) dt
T O T2
VSAT (T2 - T1 )
VX = (1.19)
T
VO VSAT
VX = (1.20)
V1
The op-amp OA4 is at the negative closed loop configuration, and a positive
dc voltage is ensured in the feedback loop. Hence its non-inverting terminal
voltage is equal to its inverting terminal voltage, i.e.,
V2 = VX (1.21)
V1 V2
VO = (1.22)
VSAT
When the capacitor voltage is rising above the voltage V1, the output of the
upper comparator CMP1 becomes HIGH, i.e., R = 1, and the output of lower
comparator CMP2 becomes LOW, i.e., S = 0. The flip flop outputs are Q = 0
and Q′ = 1. The timer output at pin 3 will be LOW, transistor Q1 is ON
and hence the discharge pin 7 is at GND potential. Now the capacitor C1 is
discharging to GND potential through the resistor R2 with a time constant
of R2C. When the capacitor voltage falls below 1/3 VCC, the output of the
upper comparator CMP1 becomes LOW, i.e., R = 0, the output of the lower
comparator CMP2 becomes HIGH, i.e., S = 1. The flip flop outputs are Q = 1
and Q′ = 0. The timer output at pin 3 will be HIGH, transistor Q1 is OFF,
and hence the discharge pin 7 is at the open position.
Now the capacitor starts charging toward +VCC, and the cycle therefore
repeats to produce periodic pulses at the output pin 3 of the 555 timer.
The ON time of the 555 timer output VM is proportional to V1, which is
applied at its pin 5. The pulse VM controls the multiplexer M1. During the
ON time δT, the second input voltage V2 is connected to the R3C2 low pass
filter (‘ay’ is connected to ‘a’). During the OFF time of VM, zero voltage
is connected to the R3C2 low pass filter (‘ax’ is connected to ‘a’). Another
Time Division Multipliers—Multiplexing 11
V1
δT = T (1.23)
VR
The R3C2 low pass filter gives the average value of this pulse train VN and
is given as
δT
1 V2
VO = V2 dt = δT
T 0
T
V1 V2
VO = (1.24)
VR
When the capacitor voltage is rising above the voltage 2/3 VCC, the out-
put of the upper comparator CMP1 becomes HIGH, i.e., R = 1, and the
output of the lower comparator CMP2 becomes LOW, i.e., S = 0. The flip
flop outputs are Q = 0 and Q′ = 1. The timer output at pin 3 will be LOW,
transistor Q1 is ON and hence the discharge pin 7 is at GND potential.
Now the capacitor C1 is discharging to GND potential through the resis-
tor R2 with a time constant of R2C. When the capacitor voltage falls
below 1/3 VCC, the output of the upper comparator CMP1 becomes LOW,
i.e., R = 0, and the output of the lower comparator CMP2 becomes HIGH,
i.e., S = 1. The flip flop outputs are Q = 1 and Q′ = 0. The timer output at
pin 3 will be HIGH, transistor Q1 is OFF, and hence the discharge pin 7
is at the open position.
Now the capacitor starts charging toward V1, and the cycle therefore
repeats to produce periodic pulses at the output pin 3 of the 555 timer.
The ON time of the 555 timer output VM is inversely proportional to VO.
The 555 timer output controls the multiplexer M1. During the ON time δT,
the input voltage Vo is connected to the R3C2 low pass filter (‘ay’ is con-
nected to ‘a’). During the OFF time of VM, zero voltage is connected to the
R3C2 low pass filter (‘ax’ is connected to ‘a’). Another rectangular waveform
VN, with VO as the peak value, is generated at the output of multiplexer M1.
The ON time δT of this rectangular pulse VN is given as
VR
δT = T (1.25)
V1
The op-amp OA1 is kept in a negative closed loop configuration, and a posi-
tive dc voltage is ensured in the feedback. Hence its inverting terminal volt-
age will be equal to its non-inverting terminal voltage, i.e.,
VX = V2 (1.27)
V1 V2
VO = (1.28)
VR
Figure 1.13 (a) Multiplier from 555 monostable. (b) Multiplier with 555 re-trigger mono-
stable multivibrator.
14 Design of Function Circuits with 555 Timer Integrated Circuit
Figure 1.14 (a) Associated waveforms of Figure 1.13(a). (b) Associated waveforms of
Figure 1.13(b).
Figure 0.1. Initially when the power supply is switched on, the output of
the upper comparator CMP1 will be LOW, i.e., R = 0, and the output of the
lower comparator CMP2 will be HIGH, i.e., S = 1. The flip flop outputs are
Q = 1 and Q′ = 0. The timer output at pin 3 will be HIGH, transistor Q1 is
OFF, and hence the discharge pin 7 is at the open position. The capacitor C1
is charging toward +VCC through the resistor R1. The capacitor voltage is
rising exponentially and when it reaches the value of V1, the output of the
upper comparator CMP1 becomes HIGH, i.e., R = 1, and the output of the
lower comparator CMP2 becomes LOW, i.e., S = 0. The flip flop outputs are
Q = 0 and Q′ = 1. The timer output at pin 3 will be LOW, transistor Q1 is
ON, and hence the discharge pin 7 is at GND potential. Now the capacitor
C1 is short circuited, zero volts is existing at pin 6, the output of the upper
comparator CMP1 becomes LOW, i.e., R = 0. A trigger pulse is applied at pin
2, and when the trigger voltage comes down to 1/3 VCC, the output of the
lower comparator CMP2 becomes HIGH, i.e., S = 1. The flip flop outputs
are Q = 1 and Q′ = 0. The timer output at pin 3 will be HIGH, transistor Q1
is OFF, and hence the discharge pin 7 is at the open position.
Now the capacitor C1 is charging toward +VCC, and the sequence there-
fore repeats for every trigger input pulse.
The ON time of the 555 timer output VM is proportional to V1, which is
applied at its pin 5. The 555 timer output controls the multiplexer M1. Dur-
ing the ON time δT, the second input voltage V2 is connected to the R3C3
low pass filter (‘ay’ is connected to ‘a’). During the OFF time of VM, zero
Time Division Multipliers—Multiplexing 15
voltage is connected to the R3C3 low pass filter (‘ax’ is connected to ‘a’).
Another rectangular waveform VN, with V2 as the peak value, is generated at
the output of multiplexer M1. The ON time δT of this rectangular waveform
VN is given as
V1
δT = T (1.29)
VR
The R3C3 low pass filter gives the average value of this pulse train VN and
is given as
δT
1 V2
VO = V2 dt = δT
T 0
T
VV
VO = 1 2 (1.30)
VR
Figure 1.15 (a) Multiplier using 555 timer monostable multivibrator. (b) Multiplier using
re-trigger monostable multivibrator.
Now the capacitor C1 is charging toward V1, and the sequence therefore
repeats for every trigger input pulse.
The ON time of the 555 timer output VM is inversely proportional to V1.
The output of the 555 timer controls the multiplexer M1. During the ON
time δT, the voltage VO is connected to the R3C3 low pass filter (‘ay’ is con-
nected to ‘a’). During the OFF time of VM, zero voltage is connected to the
R3C3 low pass filter (‘ax’ is connected to ‘a’). Another rectangular waveform
VN, with VO as peak value, is generated at the output of the multiplexer M1.
VR
δT = T (1.31)
V1
The R3C3 low pass filter gives the average value of this pulse train VN and
is given as
Time Division Multipliers—Multiplexing 17
Figure 1.16 (a) Associated waveforms of Figure 1.15(a). (b) Associated waveforms of
Figure 1.15(b).
δT
1 VO
VX = VO dt = δT
T 0
T
V
VX = O VR (1.32)
V1
VX = V2 (1.33)
V1 V2
VO = (1.34)
VR
If the width of a pulse train is made proportional to one voltage and the
amplitude of the same pulse train to a second voltage, then the average
value of this pulse train is proportional to the product of two voltages and
is called a time division multiplier, a pulse averaging multiplier, or a sigma
delta multiplier. The time division multiplier can be implemented using (1) a
triangular wave, (2) a saw tooth wave, and (3) no reference wave.
There are two types of time division multipliers (TDM) (1) multiplexing
TDM (MTDM) and (2) switching TDM (STDM). A time division multiplier
using analog 2 to 1 multiplexers is called a multiplexing TDM. A time divi-
sion multiplier using analogue switches is called a switching TDM. Multi-
plexing time division multipliers are described in chapter 3, and switching
time division multipliers are described in this chapter.
V1
δT = T (2.1)
VR
The rectangular pulse VM controls the switch S1. When VM is HIGH, another
input voltage V2 is connected to the R3C2 low pass filter (switch S1 is closed).
When VM is LOW, zero voltage is connected to the R3C2 low pass filter
(switch S1 is opened). Another rectangular pulse VN with a maximum value
DOI: 10.1201/9781003362968-2
20 Design of Function Circuits with 555 Timer Integrated Circuit
Figure 2.1 (a) Saw tooth wave based time division multiplier—type I. (b) Saw tooth wave
based time division multiplier—type II.
of V2 is generated at the switch S1 output. The R3C2 low pass filter gives the
average value of this pulse train VN and is given as
δT
1
VO = V2 dt (2.2)
T 0
V2
VO = δT (2.3)
T
Time Division Multipliers—Switching 21
V1 V2
VO = (2.4)
VR
VT - V1 V + V1
T1 = T, T2 = T T, T = T1 + T2 (2.5)
2VT 2VT
This rectangular wave VM is given as the control input to the switch S1.
During T2 of VM, the switch S1 is closed, and the op-amp OA3 will work as
non-inverting amplifier. +V2 will be its output, i.e., VN = +V2. During T1 of
VM, the switch S1 is opened, and the op-amp will work as inverting amplifier.
−V2 will be at its output, i.e., VN = −V2. Another rectangular asymmetrical
wave VN, with a peak to peak value of ±V2, is generated at the op-amp OA3
22 Design of Function Circuits with 555 Timer Integrated Circuit
Figure 2.3 (a) Triangular wave based multiplier—type I. (b) Triangular wave based
multiplier—type II.
output. The R4C3 low pass filter gives an average value of the pulse train VN
and is given as
T2 T1 + T2
1 V2
VO = V2 dt + ( -V2 ) dt = (T2 - T1 ) (2.6)
T O T2
T
V1 V2
VO = (2.7)
VT
where VT = VCC/3.(2.8)
1
VT1 = (V1 + VSAT )dt
R1C1
(VSAT + V1 )
VT1 = t (2.9)
R1C1
1
VT1 = (V1 - VSAT )dt
R1C1
(VSAT - V1 )
VT1 = - t (2.10)
R1C1
VCC
VT = (2.11)
3
VSAT - V1 V + V1
T1 = T, T2 = SAT T, T = T1 + T2 (2.12)
2VSAT 2VSAT
The asymmetrical rectangular wave VC controls switch S1. The op-amp OA4
gives −V2 during the ON time T1 of the rectangular waveform VC (the switch
S1 is closed, and the op-amp OA4 will work as a non-inverting amplifier) and
+V2 during the OFF time T2 of the rectangular wave VC (the switch S1 is
opened, and the op-amp OA4 will work as an inverting amplifier). Another
rectangular wave VN with a peak to peak value of ±V2 is generated at the
output of op-amp OA4. The R2C2 low pass filter gives the average value of
this pulse train VN and is given as
T2 T1 + T2
1
VO = V2 dt + ( -V2 ) dt
T O T2
V2 (T2 - T1 )
VO = (2.13)
T
V1 V2
VO = (2.14)
VSAT
1
VT1 = (VO + V1 )dt
R1C1
(VO + V1 )
VT1 = t (2.15)
R1C1
26 Design of Function Circuits with 555 Timer Integrated Circuit
integrator (the switch S1 is opened, and the op-amp OA3 will work as an
inverting amplifier). Now the output of the differential integrator will be
1
VT1 = (VO - V1 )dt
R1C1
(V1 - VO )
VT1 = - t (2.16)
R1C1
VCC
VT = (2.17)
3
V1- VO V + VO
T1 = T, T2 = 1 T, T = T1 + T2 (2.18)
2V1 2V1
Another rectangular wave VN, with ±VSAT as the peak to peak value, is gen-
erated at the output of the inverting amplifier OA4. The R2C2 low pass filter
gives the average value of this pulse train VN and is given as
T2 T1 + T2
1
VX = VSAT dt + ( -VSAT ) dt
T O T2
VSAT (T2 - T1 )
VX = (2.19)
T
VO VSAT
VX = (2.20)
V1
V2 = VX (2.21)
28 Design of Function Circuits with 555 Timer Integrated Circuit
V1 V2
VO = (2.22)
VSAT
upper comparator CMP1 becomes HIGH, i.e., R = 1, and the output of the
lower comparator CMP2 becomes LOW, i.e., S = 0. The flip flop outputs are
Q = 0 and Q′ = 1. The timer output at pin 3 will be LOW, transistor Q1 is
ON, and hence the discharge pin 7 is at GND potential. Now the capaci-
tor C1 is discharging to GND potential through the resistor R2 with a time
constant of R2C. When the capacitor voltage falls below 1/3 VCC, the output
of the upper comparator CMP1 becomes LOW, i.e., R = 0, and the output of
the lower comparator CMP2 becomes HIGH, i.e., S = 1. The flip flop outputs
are Q = 1 and Q′ = 0. The timer output at pin 3 will be HIGH, transistor Q1
is OFF, and hence the discharge pin 7 is at the open position.
Now the capacitor starts charging toward +VCC, and the cycle therefore
repeats to produce periodic pulses at the output pin 3 of the 555 timer.
The ON time of the 555 timer output VM is proportional to V1, which is
applied at its pin 5. During the ON time δT, the second input voltage V2 is
connected to R3C2 low pass filter (switch S1 is closed). During the OFF time
of VM, zero voltage exists on the R3C2 low pass filter (switch S1 is opened).
Another rectangular waveform VN, with V2 as the peak value, is generated
at the output of switch S1.
V1
δT = T (2.23)
VR
The R3C2 low pass filter gives the average value of this pulse train VN and
is given as
δT
1 V2
VO = V2 dt = δT
T 0
T
V1 V2
VO = (2.24)
VR
1.D. The copyright laws of the place where you are located also
govern what you can do with this work. Copyright laws in most
countries are in a constant state of change. If you are outside the
United States, check the laws of your country in addition to the
terms of this agreement before downloading, copying, displaying,
performing, distributing or creating derivative works based on this
work or any other Project Gutenberg™ work. The Foundation makes
no representations concerning the copyright status of any work in
any country other than the United States.
1.E.6. You may convert to and distribute this work in any binary,
compressed, marked up, nonproprietary or proprietary form,
including any word processing or hypertext form. However, if you
provide access to or distribute copies of a Project Gutenberg™ work
in a format other than “Plain Vanilla ASCII” or other format used in
the official version posted on the official Project Gutenberg™ website
(www.gutenberg.org), you must, at no additional cost, fee or
expense to the user, provide a copy, a means of exporting a copy, or
a means of obtaining a copy upon request, of the work in its original
“Plain Vanilla ASCII” or other form. Any alternate format must
include the full Project Gutenberg™ License as specified in
paragraph 1.E.1.
• You pay a royalty fee of 20% of the gross profits you derive
from the use of Project Gutenberg™ works calculated using the
method you already use to calculate your applicable taxes. The
fee is owed to the owner of the Project Gutenberg™ trademark,
but he has agreed to donate royalties under this paragraph to
the Project Gutenberg Literary Archive Foundation. Royalty
payments must be paid within 60 days following each date on
which you prepare (or are legally required to prepare) your
periodic tax returns. Royalty payments should be clearly marked
as such and sent to the Project Gutenberg Literary Archive
Foundation at the address specified in Section 4, “Information
about donations to the Project Gutenberg Literary Archive
Foundation.”
• You comply with all other terms of this agreement for free
distribution of Project Gutenberg™ works.
1.F.
1.F.4. Except for the limited right of replacement or refund set forth
in paragraph 1.F.3, this work is provided to you ‘AS-IS’, WITH NO
OTHER WARRANTIES OF ANY KIND, EXPRESS OR IMPLIED,
INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.
Please check the Project Gutenberg web pages for current donation
methods and addresses. Donations are accepted in a number of
other ways including checks, online payments and credit card
donations. To donate, please visit: www.gutenberg.org/donate.
Most people start at our website which has the main PG search
facility: www.gutenberg.org.
ebookbell.com