The document outlines Experiment No. 4 in Comp. Exp. Physics 127, focusing on the fabrication of OR, AND, and NOT logic gates using diodes and transistors. It includes the necessary apparatus, theoretical background, procedures for constructing each gate, and methods for recording observations. The experiment concludes with a verification of the truth tables for each gate and includes a set of questions for further understanding of logic gates.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0 ratings0% found this document useful (0 votes)
1 views
Logic gates
The document outlines Experiment No. 4 in Comp. Exp. Physics 127, focusing on the fabrication of OR, AND, and NOT logic gates using diodes and transistors. It includes the necessary apparatus, theoretical background, procedures for constructing each gate, and methods for recording observations. The experiment concludes with a verification of the truth tables for each gate and includes a set of questions for further understanding of logic gates.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 5
Comp. Exp. PHysics 127
Experiment No. 4
ATT LOG GATS
aim
To fabricate OR, AND and NOT gates using diodes and transistors.
Apparatus
Two diodes, two batteries of SV each, one resistance of about 1k@, a bread
board, a transistor (BC 107), 1k® and 2.2k2.(m-4) Dot pect )
Theory Wp wD .
OR gate: In this logic gate there are two inputs A and B which operate in such a
way that the output is high if one of the two inputs or both inputs is high. The symbol
and truth table are given below.
B A+B=Y
(a) Symbol of OR gate
(b) Truth table for OR gate
AND gate: In this logic gate there are two inputs A’and B which operate in such
a way that the output is high (ie 1) only when both the inputs are high. The symbol
and truth table are given below.
INPUT | OUTPUT!
a , AB Y
B A.B=Y Gnd o
(a) 1 0 0
1 1 1
(a) Symbol of AND gate
(a) Sym (b) Truth table of AND gate128 Cow. Exp. Pivsics iN
NOT gate: This gate is also called as an invertor. The output in this gate is high
(i.c.1) when the input is low (i.c. 0). Also when the input is high (i.e, 1) the output is
low (i.e, 0), The symbol and truth table for NOT gate are given below.
INPUT | OUTPUT
Y
Yi
YsA 0
(a) 1
For NOT gate. (a) Symbol of NOT gate (b) Truth table of NOT gate
Procedure
I. Realisation of OR gate (circuit diagram)
po Clee
A Lamp X pV
i. L
Make the connections as shown in figure in a bread board. Logic level whether
high or low in the output is indicated by use of LED.
Using the above circuit proceed as follows
1. Connect A and B both to 0 such that both the inputs are low (i.e. 0) and observe
the output whether it is higher or low. If it is low the LED does not glow, if it is
high LED glows, Record it as | if it is high and zero if it is low.
2. Connect A to 0 and B to P such that A is low and B is high. Record the output Y
whether it is high or low. If it is high LED glows on the other hand LED does not
glow.
3. Connect A to Pand B to such that A is high and B is low and observe the output
¥. Record itas ifitis high (LED glows), zeo if tis low (LED does not glow).
4, Connect A to P and B also to P such that both inputs A and B are high, Record
the output Y.
Record the observations in the tabular column,=
Comp. Exp, Privsics. 129
fl. Realisation of AND gate (circuit diagram)
AZ inputs B
Make the connections as shown in figure in a bread board. Logic level whether
high or low in the output is indicated by use of LED in the output.
Using the above circuit proceed as follows
1. Connect A and B both to O such that both the inputs are low and observe the
output whether itis high or low. Record itas 1 if it is high (LED glows) and zero
(LED doesn’t glow) if it is low.
2. Connect A to 0 and B to P such that A is low an
record it.
3. Connect A to P and B to O such that A is high and B is low. Record the out put we
4. Connect A to P and B to P both are high and record the out put Y.
IIL. Realisation of NOT gate (circuit diagram)
\d B is high. Note the out put and
Circuit for NOT gate =
Make the connections as shown in figure in a bread board. Logic level whether
high or low in the output is indicated by use of LED.130 Cowr, Exp. Priysics
Observations and tabular columns
Observations for OR gate
INPUT OUTPUT
A B Y
Observations for AND gate
INPUT OUTPUT
A B Y
=
Observations for NOT gate
INPUT OUTPUT
A Y| a
ing the above circuit proceed as follows
1, Connect Ato 9 such that the input is low and observe and record the out put Y
whether it is high or low. Record high as 1 (LED glows) and low as zero (LED
doesn’t glow).
2, Connect A to P such that the input is high (ie. 1) and record the out put Y.
Record high as 1 (LED glows) and low as zero (LED doesn’t glow).
Record the observations in the tabular column.
Comp, Exp. Prysics 131
Result
OR, AND and NOT gates are constructed and truth tables are verified.
LOGIC GATES abt ota atag 2 (8 ah PO) outs So Viva Voce’
|. What are logic gates
What is a gate
Name some of the basic gates
How do you characterise a logic gate
. How is logic gate defined.
. What is the difference between OR gate and AND gate.
What are the Boolean expression for AND and OR gates.
. What is a NOT gate. : .
How do we get a NOR and NAND gate
10, Which gate is a universal gate.
CRN Aweepe