0% found this document useful (0 votes)
2 views

05 Timer IC 555 and waveform generation

The document provides an overview of the Timer IC 555, detailing its history, operational capabilities, and internal structure. It explains the various modes of operation (astable, monostable, and bistable) and describes the function of each pin on the IC. Additionally, it includes information on waveform generation and filter design for smoothing outputs from the IC.

Uploaded by

jinay.s5
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
2 views

05 Timer IC 555 and waveform generation

The document provides an overview of the Timer IC 555, detailing its history, operational capabilities, and internal structure. It explains the various modes of operation (astable, monostable, and bistable) and describes the function of each pin on the IC. Additionally, it includes information on waveform generation and filter design for smoothing outputs from the IC.

Uploaded by

jinay.s5
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 53

DIGITAL ELECTRONICS AND

MICROPROCESSORS
ENR107

Timer IC 555

Maryam Kaveshgar
555 IC
• Signetic Corporation
1971
• Monolithic Timing Circuit
• Timer, Oscillator, Flip-flop
• Operates from 4.5 v to
16 v
• Sinks or source current
upto 200 mA
• Can directly derive TTL
• It has CMOS version
IC 555 Blocks
2 Operational Amplifiers
1 R-S flip-flop
1(2) Transistor
3 Resistors (5KOhm)
The R-S Flip-flop

R S Q
0 0 No output
R Q
change
0 1 1
S Q 1 0 0
1 1 Not used
555 Pins
Pin 1 – Ground, connects 555 timer to negative (0V) supply rail

Pin 2 – Trigger pin


Negative input to comparator C2, negative pulse on this pin sets the flip-flop
when voltage drops below 1/3 Vcc

Pin 3 – Output pin


Output can drive any full circuit and small components like speakers, LEDs,
motors can be directly connected to the output.

Pin 4 – Reset pin (active low input), resets the flip-flop (connected to output)

Pin 5 – Control Voltage, over-rides the 2/3 Vcc level of voltage divider network
Pin 6 – Threshold pin
Positive input to comparator C1, Used to reset the flip flop when applied
voltage exceeds 2/3Vcc

Pin 7 – Discharge
Connected directly to the collector terminal of NPN transistor, used to
discharge the timing capacitor to GND when the output at pin 3 switches
low

Pin 8 – Power Supply


VTH

VTL
Modes of Use

Stable Output States Multivibrator

0 Astable

1 Monostable

2 Bistable

Astable = Oscillator
Bistable mode
Bistable mode
The output is SET
Bistable -2nd Reset
Monostable mode
Monostable Mode

vc = Vcc (1 − e − t / RC )
2
At t = T : vc = Vcc
3
∴ T = RC ln 3
T = 1.1 RC
𝑇𝑇
Monostable Schematic Diagram
Astable Mode
Astable mode
VCC

RA Vcc
8 Reset
R 4
Threshold
RB 6 + R Q
Output
3
VTH -
R S Q
VTL +
Trigger
2 -
C
Discharge R
7

Ground 1
Astable Multivibrator
VCC

VTH
vc
VTL

TH
VCC
vc
VTH

VTL

TL
TH
During Charge:
During Discharge:
vC = Vcc – (VCC- VTL) e –t/C(RA+RB)
vC = VTHe –t/(CRB)
@ t = TH vc = (2/3)VCC
@ t = TL : vC = VCC/3
also VTL = VCC/3
TL = 0.69 CRB
TH = 0.69 C(RA+RB)
Time period
T = TH+TL
T = 0.69 C(R A+2RB)
50% Duty Cycle
Astable
Monostable
Bistable
Exercise (50% duty Cycle)
Chose RA = RB = 50 Kohms
C = 100 Microfarads
Build and simulate the circuit
Verify the time period
Simulation(Animated)
Waveform generation
Build a Sawtooth wave generator using Arduino
Build a 3 bit D to A converter
Provide the input to the D to A circuit through digital pins
1 Write x = 000 on the digital pins
2 Provide a delay of 1ms
3 Increment x by 1
4 Provide a delay of 1ms
5 Repeat 3 4 until x reaches maximum
6 Go to 1
Filter design
D to A output will generate a staircase waveform
To smoothen this wave form a low pass filter is required
The period of triangular waveform generated is
8 ms (Frequency = 1/T = 125 Hz)
Delay of 1 ms means staircase transitions occur at 1000 Hz
You need a filter which will pass 125 Hz but reject 1000 Hz
Filter calculations
R = 100 Kohms
C = 3 nF
fc = 1/(2πRC) = 530.5 Hz
Only first order filter is used
Waveform can be improved by higher order filters
Circuit
Program

You might also like