Haps 100 Datasheet
Haps 100 Datasheet
HAPS
Power/ Software/
Early RTL RTL Software Performance Hardware Compliance/
Verification Regression Bring-up Analysis Validation Certification
ZeBu Server
ZeBu EP
HAPS
RTL Regression—HAPS is ideal for IP RTL regressions for single-clock IPs. It allows
fast execution of hardware and software. It is suitable for CPUs, GPUs, NPUs, and
AI-accelerators.
Software Bring-up—HAPS can help validate low-level software drivers before software/
hardware validation. Several debug capabilities allow developers to monitor and debug
the execution software during the SoC system bring-up.
synopsys.com
HAPS Product Family
HAPS-100
HAPS-100 is the industry’s highest performance and most scalable pre-silicon prototyping system. Synopsys HAPS® is the only
platform in the verification flow that ensures all the pieces you design, including at-speed interfaces, work together in the system.
Development teams need to get their product out the door with real-world speed interfaces, software, and hardware all working
together. Software execution demands require the ability to run long cycles of software workloads, running fast enough to have the
hardware validated before the next silicon arrives. HAPS-100 is the best platform for software development use cases.
Desktop form factor in a portable Offers full flexibility for a range of applications, High-capacity enterprise solution.
platform. Best debug and performance from small designs with multiple users sharing Optimized for 1 BG+ designs and
in the desktop category for the industry the system to larger designs built up by suitable for data-center installations
cabling together multiple systems. Our most
popular model is the software workhouse in
the industry
Desktop form factor Desktop or enterprise form factor Enterprise form factor
Benefits:
• Fastest performance
– 20-50 MHz for complex SoCs and up to 500 MHz for interface IP
• Asynchronous clocks
• At-speed prototyping interfaces
• Desktop or enterprise form factors
Features:
• Leverage leading-edge interface IP implementation
– Support for a broad range of interfaces
• Highest performance with support for asynchronous clocking
• The only platform to verify interfaces at-speed.
• The only platform that supports Synopsys PHY IP
• Support fastest software bring-up and software/hardware validation for full RTL models
• Scalable architecture supports multi-BG designs
• 20 years of developing performance-optimized FPGA synthesis software for leading customers
2
IP Prototyping Kit
The Synopsys IP Prototyping Kit for HAPS is the only product that can accelerate your schedule by providing immediate,
out-of-the-box access to Synopsys Interface IP optimized for FPGA Prototyping. Without this product, customers can spend
many months trying to optimize ASIC IP for FPGA prototyping without really knowing the details of how the IP is implemented.
The Synopsys IP Prototyping Kit for HAPS is a pre-optimized kit that can be deployed push-button and can save months of tedious
effort. By providing an interface IP Prototype design, SW development teams do not need FPGA expertise to bring up their interface IP
prototype. Product schedules can be accelerated when SW development begins prior to full SoC HAPS prototype availability. HW and
SW development teams can now work in parallel.
©2024 Synopsys, Inc. All rights reserved. Synopsys is a trademark of Synopsys, Inc. in the United States and other countries. A list of Synopsys trademarks is
available at http://www.synopsys.com/copyright.html . All other names mentioned herein are trademarks or registered trademarks of their respective owners.
08/19/24.SNPS1471850150-HAPS-DS.