Basic Process Diffusion
Basic Process Diffusion
Purpose
Equips new Diffusion engineers (< 1 year in STM) with basic process knowledge in diffusion. Equips non-diffusion dept experienced engineers with cross-functional knowledge.
Objective
At the end of the course, participants should be able to: Explain the concepts of diffusion, oxidation and RTP processes Differentiate the differences among diffusion, oxidation and RTP processes. Explain some common defects in Diffusion List down some of the common metrology equipment used in Diffusion
Table of Contents
Topic 1: Basic Thermal processes Describe the thermal process overview Topic 2: Thermal oxidation Explain thermal oxidation of silicon & oxide thickness range Describe the growth mechanism of oxide Describe the function & application of oxide Explain the factors affect oxidation growth rate Describe furnace equipment and oxidation system Topic 3: Thermal Diffusion Explain diffusion concepts Understand thermal diffusion cycle Explain two major steps of diffusion Describe the Laws of diffusion Analyze the data curve on Solid solubility of impurity in silicon
Table of Contents
(Cont.)
Topic 4: POCL3 Deposition Explain N type doping & N type dopants Describe the liquid source doping system Describe the solid source doping system Topic 5: Boron Deposition Explain P type doping & P type dopants Describe the type of solid source boron process Describe the solid source doping system Topic 6: Rapid Thermal Processing (RTP) Understand the overview of RTP Understand the RTP thermal cycle Explain the RTP System Describe the RTP application
Table of Contents
(Cont.)
Topic 7: Common Diffusion Defects Oxidation Defects POCL3 Defects Boron Defects Topic 8: Metrology Tool in Diffusion Explain the thermal process & quality parameters Familiarize the film thickness measurement tool and concept Understand the Surface Photo Voltage (SPV) tool and concept Understand the capacitance voltage (C-V) measurement and concept Understand sheet resistance and concept Describe Spreading Resistance Probe Analyze the SRP Profile
(Cont.)
Tools
Silicide
400 ~ 850
RTP
600 ~ 1200
Furnace / RTP
(Cont.)
Tools Furnace
Densification
900 ~ 1100
Furnace
Thermal Oxidation
Definition: Thermal Oxidation is defined as the formation of oxide on Silicon (SiO2) on a silicon surface. 2 Main Type of Oxidation Process : Dry Oxidation Si (Solid) + O2(vapor) SiO2 (Solid) Slow growth rate & controllable Very dense & clean Use for gate oxide in MOS device Wet Oxidation Si (Solid) + 2H2O(vapor) SiO2 (Solid) + 2H2 faster growth rate less dense than dry oxide Use for field oxide or mask oxide
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 13
Growth Mechanism
Oxygen (or steam) must come into direct contact with silicon As oxide grows, the silicon is consumed (45%) of the final oxide thickness (Toxide). After initial oxide layer is formed, oxygen must diffuse through the layer to reach the silicon (reaction is slowed)
Growth Mechanism
Native Oxide: First 0 - 20 Nearly instantaneous growth from ambient Inhibit oxidation of silicon Linear Growth: 20 - 1000 ->Initial growth stage Growth rate is relatively fast Thickness, x = C1 x time(t) C1 is a constant that is dependent on temperature (Angstroms/min).
x ()
(Cont.)
Linear
xt
Time
Growth Mechanism
Parabolic Growth: >1000 Growth rate becomes slow Thickness, x = C2 X time(t)
x ()
Linear
(Cont.)
Parabolic
x t
Time
Example: An wet oxidation process at 1000OC, has C2 =180 Angstroms/minute where C2 obtain from oxide data curve (Pg 27) Growth for 90 minutes: Thickness = (180 /min) X SQRT (90min) = 1707
Function of Oxide
Device scratch protection Device isolation e.g. Field oxide in MOS Dielectric material (Electrical insulator) in the gate oxide (MOS) or memory cell structures Impurity-mask barrier during doping or implant Dielectric layer between metal conductor layers i.e.Capacitor
Application of Oxide
Field Oxide in MOS
Substrate
Field oxide and Shallow Trench Isolation (STI) barrier oxide services as an isolation barrier between individual transistors to isolate them from each other.
Substrate
Application of Oxide
Gate Gate Oxide Source Drain
(Cont.)
Substrate
MOS Device
Gate Oxide Gate Oxide
Gate oxide serves as a dielectric between the gate and source-drain parts of MOS transistor
N-well
P-well
Substrate
Twin well MOS Device
Application of Oxide
Dopant
Dopant Barrier Oxide
Emitter
(Cont.)
Base
Oxide serves as masking material for depositing or implanting dopants into silicon. Selective diffusion by dopants only happens on opening or unprotected areas. Dopants have a slow rate of movement through oxide when compared to silicon.
Substrate
Bipolar Junction Transistor
Screen oxide
Implantation
Source
Drain Spacer oxide protects narrow channel from high energy implant
Substrate
AMK Site Training
Application of Oxide
Nitride Pad Oxide
(Cont.)
Substrate
Pad oxide Bonding Pad Metal Passivation Nitride Metal Barrier Oxide
Pad oxide provides stress reduction (cushion) for nitride and silicon. In short, stress relief oxide.
Barrier oxide protects active devices and silicon from follow-on processing
Barrier oxide
Application of Oxide
Ion implantation Thin Screen oxide
(Cont.)
Substrate
(Without screen oxide) High damage to upper Si surface plus more channeling (Ion B) (With screen oxide) Low damage to upper Si surface plus less channeling (Ion A)
AMK Site Training Front-End Technology & Manufacturing
A thin thermally grown implant screen oxide serves to reduce damage to the silicon surface and obtain better control over the depth that the dopant is implanted into silicon by reducing channeling effect.
Channeling Si atom Ion A Ion B Lattice imperfection
Silicon with crystal orientation of <111> will tend to oxidize faster than <100> The <111> silicon permits a greater number of atoms to be exposed to the diffusing oxygen molecules. Thus, an increase in oxidation rate is seen. Density surface atoms of Silicon:
<111> - 7.83 X 1014 cm-2 <100> - 6.78 X 1014 cm-2
Zone 2 Center
Zone 3 Source
Zone 1 Handle
Quartz Tube
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
Quartz Tube
Atmoscan Furnace
Thermocouple
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
as G
MFC
POCL3 25oC
LE AV V
BUBBLER
Heating elements
Chemical reaction for Oxidation System Dry oxidation Dry + Gettering Wet oxidation Wet + Gettering DCE oxidation
Si + 2O2 + 4HCl SiO2 + 2H2O + 2Cl2 Si + 2H2O SiO2 + 2H2 Si + 2H2O +2HCl SiO2 + 3H2 + Cl2 C2H2Cl2 [DCE] + 2O2 2HCl + 2CO2
Diffusion Process - Basic
Diffusion Concepts
Migration of a substance from a higher concentration to a lower concentration. Examples: perfume in air (gas state), ink in water (liquid state) Diffusion is accelerated by putting energy (heat) into the system.
Diffusion Concepts
(Cont.)
A high temperature process whereby selected chemical dopants (N or P Type) which entered the silicon to change its electrical characteristics at desired location.
xj = 0
xj
N Dope Region
Silicon xj = Final Depth AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic Diffusion Model
Ramp rate
10oC/min
30min with O2
5oC/min
700oC Boat in AMK Site Training Front-End Technology & Manufacturing 20 min Diffusion Process - Basic 40 min Boat out
700oC
10oC/min
5oC/min
700oC Boat in AMK Site Training Front-End Technology & Manufacturing 30 min Diffusion Process - Basic 60 min Boat out
700oC
Drive-In : redistribution of dopants atoms introduced from the predeposition step to the desired depth in wafer.
Laws of Diffusion
Ficks 1st Law When an impurity is dissolved in silicon and the impurity has a non-uniform concentration, the first law of diffusion describes that the impurity will tend to spread out until the concentration is reached its equilibrium state.
N J = D x
(Cont.)
X1
X2
X1
X2
N J = D x
Negative Sign Decreasing concentration gradient
Laws of Diffusion
Diffusion Coefficient
(Cont.)
Solid-state diffusion occurs as a result of the random motion of impurities in silicon and these are always thermally activated. The diffusion coefficient is therefore a very strong function of temperature, T and a relation of the form: Where
Q D = D0 exp k T B
AMK Site Training Front-End Technology & Manufacturing
D0 Q kB T
is frequency factor; is the activation energy; is the Boltzmann constant;8.62X10-5eV/K is in degrees Kelvin.
Solid solubility defines the maximum concentration of a dopant that can be absorb in a substrate at any specific temperature. Example Common dopant:
Phosphorous = 1.3X1021 atoms/cc@1200oC
N Type Doping
POCL3(Phosphorous oxychloride) is N type impurity N Type Doping is to introduce impurity(electrons) on the silicon to form collector and emitter in bipolar NPN transistor, and source/drain in NMOS. Electrons are the primary current carrier.
Collector (N type) Drain (N type)
Base
Gate
Emitter (N type) NPN Transistor AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
N Type Dopants
Dopants Phosphorus, P Dopant type n Source Source Phase Gas Planar Gas Solid Liquid System Furnace Furnace / Implanter Furnace Implanter Furnace / Implanter Implanter Phosphorus Oxychloride, POC3 Liquid Phosphine, PH3 Solid Wafer SiP2O7 Arsenic, As Antimony, Sb n n Arsine, AsH3 Di-Antimony Tri-oxide, Sb2O3 Tri-Methylantimony, Sb(CH3)3
POCL3 Doping
Heat + Dopant
Silicon Wafer
Masking oxide
Predeposition
Masking oxide
Diffusion
Phosphorus diffused zone in Silicon AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 52
LYDOP System
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 55
LYDOP Concept
Gas molecules Air molecules
(Cont.)
Gas molecules
End
End
Start
Atmospheric Pressure
Start
Low Pressure
Quartz Rack
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
N2
P-Type Doping
Boron Nitride(BN) is P type impurity P Type Doping is to introduce impurity(holes) on the on the silicon to form isolation and base structure in bipolar NPN transistor, and source/drain in PMOS. Holes are the primary current carrier.
Collector Source (P type)
P Type Dopants
Dopants Boron, B Dopant type p Source Boron Nitride, BN Boron Tribromide, BBr3 Diborane, B2H6 Boron Tri-fluride, BF3 Indium, In Aluminum, Al p p Indium Tri-chloride, InC3 Aluminum Oxide, A2O3 Source Phase Planar Liquid Gas Gas Solid Solid System Furnace Furnace Implanter Implanter Implanter Implanter
Planar Doping
Heat + Dopant Silicon Wafer
SiO2
Masking oxide
Masking oxide
Diffusion or Drive in
Boron diffused zone in Silicon AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 62
Quartz Rack
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
Furnace
N2
Activation Deposition
H2 injection Deposition
The Disadvantages of RTP are : Single-wafer processing Rapid heating of wafer can result is warpage, slip defects & thermal stress Relatively poor process uniformity
1000oC
50oC/sec
50oC/sec
Idle temp=100oC 18 sec AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic 18 sec
100oC
RTP System
Slip-Free Ring
Wafer
The hardware used for RTP is typically a single wafer chamber equipped with a radiant heat source. The heat source is an IR radiator at wavelengths that are efficiently absorbed by the silicon wafer. This allows very rapid and uniform heating. Temperature is controlled using an optical pyrometer in a closed loop control system.
Wafer chuck
RTP Application
Temperature, C
1200
Ultrashallow Junction (USJ) formation Implant anneal BPSG / PSG densification
1000
800
600
CoSi formation
400
Cu anneal
200
Process Time
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 72
RTP Application
Titanium Silicide (TiSi2) Formation :
(Cont.)
Silicides are used to reduce contact resistance at metal-silicon interface. TiSi2 becoming an issue for ultrashallow junctions. Current technology is Cobalt Silicide forms at lower temperatures with comparable resistance. Future technologies (sub-100nm) with even shallower junctions are considering Nickel Silicide.
Type of Defects
Oxidation Defects OISF ESF Oxide Induced Stacking Faults Epitaxial Stacking faults
Oxide Induced charges POCL3 Defects POCL3 stain Boron Defects Boron skin
Stacking fault
Origin in silicon
Silicon-silicon oxide interface
Cause
Silicon orientation <111> or <100> Oxidation temperature Oxidising ambient (H2O or O2) Furnace Rampdown rate Wafer handling Photoresist, developer Furnace cleanliness Impurities & broken bonds(Si-O)
QTotal = Qinterface
AMK Site Training
trap
MOS Structure
Metal
Mobile charge Qm
Na+
Oxide
Semiconductor
POCL3 Defect
Cause Reaction of the POCL3 and moisture will result in phosphoric acid and small amount of Hydrochloric acid which attack the silicon. If the tube and boat is highly doped Autodoping (atoms that outgas from tube or boat and then redope into process ambient and wafer)
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 83
Boron Defect
Name of Defect: Boron Stacking Fault
Cause When B2O3 reacts with silicon, it forms a glassy structure with silicon. During diffusion, the rate of expansion on the doped Si surface is different with that of pure Si structure, hence causing dislocations on the wafer. The dislocation propagates with temperature and forms stacking faults.
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 85
Cause: Water vapour on the B2O3 layer of the wafer surface. The water vapour will react with hot boron glass (B2O3) to form metaboric acid. H2O + B2O3 2 HBO2 The metaboric acid will etch into the wafer on temperature above 400 oC.
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 86
Metrology Tools
Common Diffusion Process Parameters Films thickness Ellipsometer, Optiprobe, UV1280 Doped sheet resistivity Four-point probe, Rs machine Doping concentration profile Spreading Resistance Probe
Metrology Tools
Quality parameters for contamination control
(Cont.)
Defectivity Inspection Scopes Wafer Defects control Surface Photo-Voltage (SPV) Measurement Iron contamination control Capacitance Voltage (C-V) techniques Mobile ion contamination control TXRF(Total X Ray Fluorescence) Determine concentration of heavier element eg. Nickel on SPV wafer substrate
Optiprobe UV machine
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 90
Ellipsometer Principle
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
Oxide Thickness
AMK Site Training
Page: 91
SPV wafer
SPV Machine
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
e- e- e-
Ec
SPV electrode
Cr
Defect State Recombination
P type substrate AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
EF Ev
(cont.)
L
1
Fe-B pairing occurs at room temperature (Iron mobile at room temp) Measure L1 The Fe-B Pair is a weak recombination center - little effect on lifetime Fe-B Pairs can be dissociated by exposure to bright light
L
2
Fe is an efficient recombination center significantly reduces lifetime Measure L2 Determine Iron calculation, Fe
C alculation
Universal constant
CV Test Setup
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 95
C min -5
AMK Site Training
0 Bias Voltage
Front-End Technology & Manufacturing
+5
AMK Site Training
Page: 96
Non-contact C-V measurement technique COCOS Metrology (Corona-Oxide-Characterization-Of-Semiconductor) Corona pulsing gun controls charge deposition (positive or negative) Fast and precise vibrating probe provides non-contact voltage transient measurement
Corona charge
Q=CV C = Q/V
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic
Sheet Resistance
The four-point probe technique is one of the most common methods for measuring semiconductor resistivity. A known value of current (I) is passed between the two outer probes, and the potential difference (V) developed across the inner probes is measured.
Ohm' s Law V I Sheet Re sis tan ce R= V I where C.F . is Correction Factor = 4.53 Rs = C.F .x R = C.F . x
Automatic 4 point probe system AMK Site Training Front-End Technology & Manufacturing
V ~ 5 mV = fixed voltage
I I
The SRP measurement method is characterized as: specially prepared probes and the apparatus to raise, lower and step the probes; low applied voltages during the measurement;
P-N Junction
Z (depth) = l Sin
P substrate Concentration N P Substrate
xj
xj
AMK Site Training Front-End Technology & Manufacturing Diffusion Process - Basic AMK Site Training
Page: 100
SRP Profile
Arsenic doped
~~~~THANKYOU~~~~
References
Silicon Wafer Manufacturing (Gilles Thomas, ST) AMK5 Cross-Functional Training Material, Diffusion (AMK5 Diffusion) Silicon Processing for the VLSI Era Volume 1 (S.Wolf & R.N. Tauber) Basic Process Technology (STMicroelectronics) Advance Semiconductor Handbook (Integrated circuit engineering cooperation) Technical article on Role of chlorine in silicon oxidation (J. Monkowski)