Scribd
Upload
196 views

Fault Modeling

The document discusses fault modeling for digital systems testing. It introduces common fault models like stuck-at faults and transistor faults. Stuck-at faults model lines being permanently stuck at 0 or 1. Transistor faults model transistors being stuck open or shorted. Fault modeling allows tests to be developed without using actual hardware, and stuck-at fault tests effectively detect many other fault types.

Uploaded by

Ramarao Ch
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
196 views

Fault Modeling

The document discusses fault modeling for digital systems testing. It introduces common fault models like stuck-at faults and transistor faults. Stuck-at faults model lines being permanently stuck at 0 or 1. Transistor faults model transistors being stuck open or shorted. Fault modeling allows tests to be developed without using actual hardware, and stuck-at fault tests effectively detect many other fault types.

Uploaded by

Ramarao Ch
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 21

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES

Fault Modeling

Overview
Motivation Fault Modeling
Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Transistor faults

Summary
1/10/2014 2

Motivation
Models are often easier to work with Models are portable Models can be used for simulation, thus avoiding expensive hardware/actual circuit implementation Nearly all engineering systems are studied using models All the above apply for logic as well as for fault modeling
1/10/2014 3

Why Model Faults?


I/O function tests inadequate for manufacturing (functionality versus component and interconnect testing) Real defects (often mechanical) too numerous and often not analyzable A fault model identifies targets for testing A fault model makes analysis possible Effectiveness measurable by experiments

1/10/2014

Some Real Defects in Chips


Processing defects
Missing contact windows Parasitic transistors Oxide breakdown ...

Material defects

Time-dependent failures

Bulk defects (cracks, crystal imperfections) Surface impurities (ion migration) ...

Packaging failures

Dielectric breakdown Electromigration NBTI (negative bias temperature instability) ...

Contact degradation Seal leaks ...

Ref.: M. J. Howes and D. V. Morgan, Reliability and Degradation Semiconductor Devices and Circuits, Wiley, 1981. + more recent defect types
1/10/2014 5

Common Fault Models


Single stuck-at faults Transistor open and short faults Memory faults PLA faults (stuck-at, cross-point, bridging) FPGA faults (truthtable change) Functional faults (processors) Delay faults (transition, path) Analog faults For more examples, see Section 4.4 (p. 60-70) of the book.
6

1/10/2014

Stuck-at Faults
Single stuck-at faults What does it achieve in practice? Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at faults and multiple faults
1/10/2014 7

Single Stuck-at Fault


Three properties define a single stuck-at fault
Only one line is faulty The faulty line is permanently set to 0 or 1 The fault can be at an input or output of a gate

Example: XOR circuit has 12 fault sites ( ) and 24 single stuck-at faults Faulty circuit value
c
1 0

Good circuit value

a b

d e f

s-a-0

0(1) 1(0)

g
1

h i k

Test vector for h s-a-0 fault


1/10/2014 8

Single Stuck-at Faults (contd.)


How effective is this model?
Empirical evidence supports the use of this model Has been found to be effective to detect other types of fauls Relates to yield modeling Simple to use
1/10/2014 9

Fault Equivalence
Number of fault sites in a Boolean gate circuit = #PI + #gates + # (fanout branches). Fault equivalence: Two faults f1 and f2 are equivalent if all tests that detect f1 also detect f2. If faults f1 and f2 are equivalent then the corresponding faulty functions are identical. Fault collapsing: All single faults of a logic circuit can be divided into disjoint equivalence subsets, where all faults in a subset are mutually equivalent. A collapsed fault set contains one fault from each equivalence subset.
1/10/2014 10

Equivalence Rules
sa0 sa1 sa0 sa1

sa0 sa1

sa0 sa1

AND
sa0 sa1

sa0 sa1 sa0 sa1

OR

sa0 sa1

WIRE

sa0 sa1 sa0 sa1 sa0 sa1

NOT

sa1 sa0

NAND
sa0 sa1

sa0 sa1 sa0 sa1

NOR

sa0 sa1 sa0 sa1

sa0 sa1 sa0 sa1


11

1/10/2014

FANOUT

Equivalence Example
sa0 sa1 sa0 sa1 sa0 sa1

sa0 sa1
sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1

sa0 sa1 sa0 sa1

sa0 sa1

Faults in red removed by equivalence collapsing

sa0 sa1

sa0 sa1

sa0 sa1

sa0 sa1 20 Collapse ratio = ----- = 0.625 32

1/10/2014

12

If all tests of some fault F1 detect another fault F2, then F2 is said to dominate F1. Dominance fault collapsing: If fault F2 dominates F1, then F2 is removed from the fault list. When dominance fault collapsing is used, it is sufficient to consider only the input faults of Boolean gates. See the next example. In a tree circuit (without fanouts) PI faults form a dominance collapsed fault set. If two faults dominate each other then they are equivalent.
1/10/2014 13

Fault Dominance

Dominance Example
All tests of F2 F1 s-a-1

F2 s-a-1

110 101

001 000 100

010 011

s-a-1 s-a-1

Only test of F1

s-a-1 s-a-0 A dominance collapsed fault set


1/10/2014 14

Checkpoints
Primary inputs and fanout branches of a combinational circuit are called checkpoints. Checkpoint theorem: A test set that detects all single (multiple) stuck-at faults on all checkpoints of a combinational circuit, also detects all single (multiple) stuck-at faults in that circuit.
Total fault sites = 16 Checkpoints ( ) = 10

1/10/2014

15

Classes of Stuck-at Faults


Following classes of single stuck-at faults are identified by fault simulators:
Potentially-detectable fault -- Test produces an unknown (X) state at primary output (PO); detection is probabilistic, usually with 50% probability. Initialization fault -- Fault prevents initialization of the faulty circuit; can be detected as a potentially-detectable fault. Hyperactive fault -- Fault induces much internal signal activity without reaching PO. Redundant fault -- No test exists for the fault. Untestable fault -- Test generator is unable to find a test.
1/10/2014 16

Multiple Stuck-at Faults


A multiple stuck-at fault means that any set of lines is stuck-at some combination of (0,1) values. The total number of single and multiple stuck-at faults in a circuit with k single fault sites is 3k-1. A single fault test can fail to detect the target fault if another fault is also present, however, such masking of one fault by another is rare. Statistically, single fault tests cover a very large number of multiple faults.
1/10/2014 17

Transistor (Switch) Faults


MOS transistor is considered an ideal switch and two types of faults are modeled:
Stuck-open -- a single transistor is permanently stuck in the open state. Stuck-short -- a single transistor is permanently shorted irrespective of its gate voltage.

Detection of a stuck-open fault requires two vectors. Detection of a stuck-short fault requires the measurement of quiescent current (IDDQ).

1/10/2014

18

Stuck-Open Example
Vector 1: test for A s-a-0 (Initialization vector) pMOS FETs 1 0 0

VDD

Vector 2 (test for A s-a-1)

A B

Stuckopen

Two-vector s-op test can be constructed by ordering two s-at tests

1(Z) Good circuit states

nMOS FETs
1/10/2014

Faulty circuit states


19

Stuck-Short Example
Test vector for A s-a-0
pMOS FETs 1 0

VDD
Stuckshort

A B

IDDQ path in faulty circuit

Good circuit state


0 (X)

nMOS FETs
1/10/2014

Faulty circuit state


20

Summary
Fault models are analyzable approximations of defects and are essential for a test methodology. For digital logic single stuck-at fault model offers best advantage of tools and experience. Many other faults (bridging, stuck-open and multiple stuck-at) are largely covered by stuck-at fault tests. Stuck-short and delay faults and technology-dependent faults require special tests. Memory and analog circuits need other specialized fault models and tests.

1/10/2014

21

You might also like