Scribd
Upload
20 views

LOGIC DESIGN-Lecture24

This document discusses combinational logic and multiplexers. It provides details on multiplexers, including that a multiplexer is a circuit that selects from multiple input lines and directs it to a single output line based on a selection value. It then gives examples of two-to-one and four-to-one multiplexers, including HDL code descriptions. Finally, it describes how a Boolean function can be implemented using a multiplexer by using the multiplexer to select the appropriate output value based on the function inputs and a selection value.

Uploaded by

muktikanta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
20 views

LOGIC DESIGN-Lecture24

This document discusses combinational logic and multiplexers. It provides details on multiplexers, including that a multiplexer is a circuit that selects from multiple input lines and directs it to a single output line based on a selection value. It then gives examples of two-to-one and four-to-one multiplexers, including HDL code descriptions. Finally, it describes how a Boolean function can be implemented using a multiplexer by using the multiplexer to select the appropriate output value based on the function inputs and a selection value.

Uploaded by

muktikanta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 12

LOGIC DESIGN

EET-1021
CHAPTER 04
Lecture 24
Combinational Logic
Overview of previous lecture
 What is a Multiplexer
Multiplexers

 A multiplexer is a combinational circuit that selects binary


information from one of many input lines and directs it to a
single output line. The selection of a particular input line is
controlled by a set of selection lines. Normally, there are 2 n input
lines and n selection lines whose bit combinations determine
which input is selected.

 In general, a 2n -to-1-line multiplexer is constructed from an n


-to-2n decoder by adding 2n input lines to it, one to each AND
gate. The outputs of the AND gates are applied to a single OR
gate.
Two-to-one-line multiplexer
HDL for Two-to-One Multiplexer
// Dataflow description of two-to-one-line multiplexer
module mux_2x1_df(Y, I0, I1, s);
output Y;
input I0, I1;
input s;
assign Y = (s)? I0 : I1;
endmodule
Four-to-one-line multiplexer
HDL for Four-to-One Multiplexer
// Behavioral description of four-to-one-line multiplexer
module mux_4x1_beh (Y, I0, I1, I2, I3, s);
output Y;
input I0, I1, I2, I3;
input [1:0]s;
reg Y;
always @ (I0 , I1 , I2 , I3 , s)
case (s)
2’ b00: Y= I0;
2’ b01: Y= I1;
2’ b10: Y= I2;
2’ b11: Y= I3;
endcase
endmodule
Boolean Function Implementation
HDL for implementing a Boolean Function
using Multiplexer :
module booleanfunction (F, z, s);
input z;
input [1:0]s;
output F;
wire z’;
not (z’, z);
mux_4x1_beh (F, z, z’, 0, 1, s);
endmodule
Implementing a four-input function with a multiplexer
THANK YOU

You might also like