Scribd
Upload
49 views19 pages

Chapter # 5 Sequential Logic: Lecturer: Noman Al Hassan

This document provides an overview of sequential logic circuits. It discusses synchronous sequential circuits that use clock pulses to control storage elements. The clock signal is a rectangular pulse train that controls when the output changes state. Flip-flops are described as basic storage elements that have two stable states and are used to store one bit of information. Different types of flip-flops are examined, including SR, JK, D and T flip-flops. Triggering methods like level and edge triggering are also covered.

Uploaded by

MCS 2-E
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
49 views19 pages

Chapter # 5 Sequential Logic: Lecturer: Noman Al Hassan

This document provides an overview of sequential logic circuits. It discusses synchronous sequential circuits that use clock pulses to control storage elements. The clock signal is a rectangular pulse train that controls when the output changes state. Flip-flops are described as basic storage elements that have two stable states and are used to store one bit of information. Different types of flip-flops are examined, including SR, JK, D and T flip-flops. Triggering methods like level and edge triggering are also covered.

Uploaded by

MCS 2-E
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 19

CHAPTER # 5

SEQUENTIAL LOGIC

Lecturer: Noman Al Hassan


Email: [email protected]
Objective of Lecture
After studing this chapter, you should be able to know

• Introduction.
• Sequential logic circuits & types.
• The Clock.
• Flip-Flop.
• Triggering Of Flip-Flops.
• Types of Flip-Flop.

04/26/2021 Sequentiall Logic 2


Introduction Sequential circuits
• Consists of logic gates + storage elements.
• Output = Present inputs and previous outputs.
• Input must follow sepcific sequence to prodeuce output.
• Inorder to follow sequence of input circuit must contain memory
to retain knowledge of those inputs.
• Memory is obtained by feedback connection.
• In a sequential circuit data is stored in memory devices called
flip-flops.

04/26/2021 Sequentiall Logic 3


Sequential Logic Circuits
• Two Types of sequential circuit
• Synchronous types (level or clock pulse to control the storage
element).

• Asynchronous circuit (uses instructions/signals that indicate


completion of operation or protocols)

04/26/2021 Sequentiall Logic 4


Synchronous Sequential circuit
• Synchronous sequential circuits that use clock pulses to control
storage elements are called Synchronous clocked sequential
circuits, because the activity within the circuit and the resulting
updating of stored values is synchronized to clock pulse.

04/26/2021 Sequentiall Logic 5


The CLOCK
• In synchronous device the exact time at which output change its
state are controlled by a signal called clock (clk).
• A clock signal is generally rectangular pulse train or square wave.
• Output change state when clock make a transition.
• LOW state to HIGH sate is called positive going transition (PGT).
• HIGH state to LOW sate is called negative going transition (NGT).

04/26/2021 Sequentiall Logic 6


Flip-Flop
• A binary storage device capable of storing one bit of information
either logic 0 or logic 1.
• A flip-flop has two stable states and hence it is also called as
bistable multi-vibrator.
• We can construct it using both NAND or NOR gates.
• A flip-flop circuit normally consists of :

04/26/2021 Sequentiall Logic 7


Basic Flip-Flop

• Conculsions:
• The two outputs are complement of each other.
• It has two stable states 0 state(reset) and 1 state (set).
• If the circuit is in 0 state, it continues to remain in this state.
Similarly if it is in 1 state, it continues to remain in this state.
This property of the circuit is called memory.
– There is no way to enter desire information, so we use two I/P gate.
– When we power ON the circuit it switches to one of the stable state.
04/26/2021 Sequentiall Logic 8
Triggering Of Flip-Flops
• We already know that a flip-flop has two stable states.
• A flip-flop has 0 as its initial value and goes momentarily to 1
and returns back to 0.
• The state of the flip-flop can be changed by applying a
momentary change to the Input signal. This momentary change
is called triggering of a flip-flop.
• Flip-Flops are triggered by the clock pulse. A clock pulse is
usually a square wave.
• Triggering of flip-flops can be classified into:

1. Level Triggering
2. Edge Triggering

04/26/2021 Sequentiall Logic 9


Level Triggering
 Level Triggering:
• Level triggered flip-flops are dependent on the period of the
pulse applied to it. It is further classified into two types.
– Positive Level Triggering

– Negative Level Triggering

04/26/2021 Sequentiall Logic 10


Edge Triggering
 Edge Triggering
• The edge triggered flip flops changes state either at positive
edges or negative edges of the clock pulse applied.
• They are classified into:
– Positive edge triggered Flip flops

– Negative edge triggered flip flops

04/26/2021 Sequentiall Logic 11


Types of Flip-Flop
• They can be classified according to the number of inputs they
possess and the manner in which they affect the binary state of
the flip-flop.
• SR flip-flop
• D flip-flop
• JK flip-flop
• T flip-flop

04/26/2021 Sequentiall Logic 12


Basic Flip-Flop
Can be constructed with the help of two NAND or NOR gates.

04/26/2021 Sequentiall Logic 13


External Input SR Flip-Flop

This type of flip-flop is called SR flip flop or RS flip flop.


04/26/2021 Sequentiall Logic 14
Clocked SR Flip-Flop
It is often required to set the memory cell in synchronous with
clock such circuit is called clocked SR flip flop.

04/26/2021 Sequentiall Logic 15


JK Flip-Flop
• In SR flip-flop we have invalid value for S=R=1. So we made
modification to overcome this issue

04/26/2021 Sequentiall Logic 16


D Flip-Flop
• D flip flop can be constructed br both SR and JK flip flop.
• It work as a memory cell.
I/P = O/P
Delay (Negative edge trigger)

04/26/2021 Sequentiall Logic 17


T Flip-Flop
• It gives the toggle value when input=1.

04/26/2021 Sequentiall Logic 18


THANKS

04/26/2021 Sequentiall Logic 19

You might also like