Lecture

Lecture 2 2
VLSI
VLSI Testing
Testing ProcessProcess
and
and Equipment
Equipment
 Motivation
 Types of Testing
 Test Specifications and Plan
 Test Programming
 Test Data Analysis
 Automatic Test Equipment
 Parametric Testing
 Summary
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 1
e2
 Motivation
Motivation
 Need to understand some Automatic Test
Equipment (ATE) technology
 Influences what tests are possible
 Serious analog measurement limitations at
high digital frequency or in the analog
domain
 Need to understand capabilities for digital
logic, memory, and analog test in System-on-
a-Chip (SOC) technology
 Need to understand parametric testing
 Used to take setup, hold time measurements
 Use to compute VIL , VIH , VOL , VOH , tr , tf , td ,
IOL, IOH , IIL, IIH

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 2

e2
 Types
Types of
of Testing
Testing
 Verification testing, characterization
testing, or design debug
 Verifies correctness of design and of
test procedure – usually requires
correction to design
 Manufacturing testing
 Factory testing of all manufactured
chips for parametric faults and for
random defects
 Acceptance testing (incoming inspection)
 User (customer) tests purchased parts
to ensure quality

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 3

e2
 Testing
Testing Principle
Principle

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 4

e2
 Automatic
Automatic Test
Test
Equipment
Equipment Components
Components
 Consists of:
 Powerful computer
 Powerful 32-bit Digital Signal Processor
(DSP) for analog testing
 Test Program (written in high-level
language) running on the computer
 Probe Head (actually touches the bare
or packaged chip to perform fault
detection experiments)
 Probe Card or Membrane Probe
(contains electronics to measure signals
on chip pin or pad)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 5

e2
 Verification
Verification Testing
Testing

 Ferociously expensive
 May comprise:
 Scanning Electron Microscope tests
 Bright-Lite detection of defects
 Electron beam testing
 Artificial intelligence (expert system)
methods
 Repeated functional tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 6

e2
 Characterization
Characterization Test
Test
 Worst-case test
 Choose test that passes/fails chips
 Select statistically significant sample of
chips
 Repeat test for every combination of 2+
environmental variables
 Plot results in Shmoo plot
 Diagnose and correct design errors
 Continue throughout production life of chips
to improve design and process to increase
yield

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 7

e2
 Shmoo
Shmoo Plot
Plot

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 8

e2
 Manufacturing
Manufacturing Test
Test

 Determines whether manufactured chip

meets specs
 Must cover high % of modeled faults
 Must minimize test time (to control cost)
 No fault diagnosis
 Tests every device on chip
 Test at speed of application or speed
guaranteed by supplier

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 9

e2
 Burn-in
Burn-in or
or Stress
Stress Test
Test
 Process:
 Subject chips to high temperature & over-
voltage supply, while running production
tests
 Catches:
 Infant mortality cases – these are
damaged chips that will fail in the first 2
days of operation – causes bad devices to
actually fail before chips are shipped to
customers
 Freak failures – devices having same
failure mechanisms as reliable devices

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 10

e2
 Incoming
Incoming Inspection
Inspection
 Can be:
 Similar to production testing
 More comprehensive than production
testing
 Tuned to specific systems application
 Often done for a random sample of devices
 Sample size depends on device quality
and system reliability requirements
 Avoids putting defective device in a
system where cost of diagnosis exceeds
incoming inspection cost

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 11

e2
 Types
Types of
of Manufacturing
Manufacturing
Tests
Tests
 Wafer sort or probe test – done before
wafer is scribed and cut into chips
 Includes test site characterization –
specific test devices are checked with
specific patterns to measure:
 Gate threshold
 Polysilicon field threshold
 Poly sheet resistance, etc.

 Packaged device tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 12

e2
 Sub-types
Sub-types of
of Tests
Tests

 Parametric – measures electrical

properties of pin electronics – delay,
voltages, currents, etc. – fast and cheap
 Functional – used to cover very high % of
modeled faults – test every transistor and
wire in digital circuits – long and expensive
– main topic of tutorial

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 13

e2
 Two
Two Different
Different Meanings
Meanings
of
of Functional
Functional Test
Test

 ATE and Manufacturing World – any vectors

applied to cover high % of faults during
manufacturing test
 Automatic Test-Pattern Generation World –
testing with verification vectors, which
determine whether hardware matches its
specification – typically have low fault
coverage (< 70 %)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 14

e2
Test
Test Specifications
Specifications &
& Plan
Plan
 Test Specifications:
 Functional Characteristics
 Type of Device Under Test (DUT)
 Physical Constraints – Package, pin
numbers, etc.
 Environmental Characteristics – supply,
temperature, humidity, etc.
 Reliability – acceptance quality level
(defects/million), failure rate, etc.
 Test plan generated from specifications
 Type of test equipment to use
 Types of tests
 Fault coverage requirement
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 15
e2
 Test
Test Programming
Programming

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 16

e2
 Test
Test Data
Data Analysis
Analysis
 Uses of ATE test data:
 Reject bad DUTS
 Fabrication process information
 Design weakness information
 Devices that did not fail are good only if
tests covered 100% of faults
 Failure mode analysis (FMA)
 Diagnose reasons for device failure, and
find design and process weaknesses
 Allows improvement of logic & layout
design rules
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 17
e2
 Automatic
Automatic Test
Test
Equipment
Equipment (ATE)
(ATE)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 18

e2
 ADVANTEST
ADVANTEST Model
Model
T6682
T6682 ATE
ATE

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 19

e2
 T6682
T6682 ATE
ATE Block
Block Diagram
Diagram

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 20

e2
 T6682
T6682 ATE ATE Specifications
Specifications
 Uses 0.35 m VLSI chips in implementation
 1024 pin channels
 Speed: 250, 500, or 1000 MHz
 Timing accuracy: +/- 200 ps
 Drive voltage: -2.5 to 6 V
 Clock/strobe accuracy: +/- 870 ps
 Clock settling resolution: 31.25 ps
 Pattern multiplexing: write 2 patterns in
one ATE cycle
 Pin multiplexing: use 2 pins to control 1
DUT pin
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 21
e2
 Pattern
Pattern Generation
Generation
 Sequential pattern generator (SQPG): stores
16 Mvectors of patterns to apply to DUT,
vector width determined by # DUT pins
 Algorithmic pattern generator (ALPG): 32
independent address bits, 36 data bits
 For memory test – has address descrambler
 Has address failure memory
 Scan pattern generator (SCPG) supports JTAG
boundary scan, greatly reduces test vector
memory for full-scan testing
 2 Gvector or 8 Gvector sizes
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 22
e2
 Response
Response CheckingChecking and
and
Frame
Frame Processor
Processor
 Response Checking:
 Pulse train matching – ATE matches
patterns on 1 pin for up to 16 cycles
 Pattern matching mode – matches
pattern on a number of pins in 1 cycle
 Determines whether DUT output is
correct, changes patterns in real time
 Frame Processor – combines DUT input
stimulus from pattern generators with DUT
output waveform comparison
 Strobe time – interval after pattern
application when outputs sampled
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 23
e2
 Probing
Probing
 Pin electronics (PE) – electrical buffering
circuits, put as close as possible to DUT
 Uses pogo pin connector at test head
 Test head interface through custom printed
circuit board to wafer prober (unpackaged
chip test) or package handler (packaged chip
test), touches chips through a socket
(contactor)
 Uses liquid cooling
 Can independently set VIH , VIL , VOH , VOL ,
IH , IL , VT for each pin
 Parametric Measurement Unit (PMU)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 24

e2
 Pin
Pin Electronics
Electronics

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 25

e2
 Probe
Probe Card
Card and
and Probe
Probe
Needles
Needles or
or Membrane
Membrane
 Probe card – custom printed circuit board
(PCB) on which DUT is mounted in socket –
may contain custom measurement
hardware (current test)
 Probe needles – come down and scratch
the pads to stimulate/read pins
 Membrane probe – for unpackaged wafers –
contacts printed on flexible membrane,
pulled down onto wafer with compressed
air to get wiping action

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 26

e2
 T6682
T6682 ATE
ATE Software
Software

 Runs Solaris UNIX on UltraSPARC 167 MHz

CPU for non-real time functions
 Runs real-time OS on UltraSPARC 200 MHz
CPU for tester control
 Peripherals: disk, CD-ROM, micro-floppy,
monitor, keyboard, HP GPIB, Ethernet
 Viewpoint software provided to debug,
evaluate, & analyze VLSI chips

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 27

e2
 LTX
LTX FUSION
FUSION HF
HF ATE
ATE

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 28

e2
 Specifications
Specifications
 Intended for SOC test – digital, analog, and
memory test – supports scan-based test
 Modular – can be upgraded with additional
instruments as test requirements change
 enVision Operating System
 11024
or 2 test heads per tester, maximum of
digital pins, 1 GHz maximum test rate
 Maximum 64 Mvectors memory storage
 Analog instruments: DSP-based
synthesizers, digitizers, time
measurement, power test, Radio
Frequency (RF) source and measurement
capability (4.3 GHz)
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 29
e2
 Multi-site
Multi-site Testing
Testing ––
Major
Major Cost
Cost Reduction
Reduction
 One ATE tests several (usually identical)
devices at the same time
 For both probe and package test
 DUT interface board has > 1 sockets
 Add more instruments to ATE to handle
multiple devices simultaneously
 Usually test 2 or 4 DUTS at a time, usually
test 32 or 64 memory chips at a time
 Limits: # instruments available in ATE,
type of handling equipment available for
package

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 30

e2
 Electrical
Electrical Parametric
Parametric
Testing
Testing

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 31

e2
 Typical
Typical Test
Test Program
Program
1. Probe test (wafer sort) – catches gross
defects
2. Contact electrical test
3. Functional & layout-related test
4. DC parametric test
5. AC parametric test
 Unacceptable voltage/current/delay at
pin
 Unacceptable device operation limits

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 32

e2
 DC
DC Parametric
Parametric Tests
Tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 33

e2
 Contact
Contact Test
Test
1. Set all inputs to 0 V
2. Force current Ifb out of pin (expect Ifb to
be 100 to 250 A)
3. Measure pin voltage Vpin. Calculate pin
resistance R
 Contact short (R = 0 )
 No problem
 Pin open circuited (R huge), Ifb and Vpin
large

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 34

e2
 Power
Power Consumption
Consumption
Test
Test

1. Set temperature to worst case, open

circuit DUT outputs
2. Measure maximum device current drawn
from supply ICC at specified voltage
 ICC > 70 mA (fails)
 40 mA < ICC  70 mA (ok)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 35

e2
 Output
Output Short
Short Current
Current
Test
Test
1. Make chip output a 1
2. Short output pin to 0 V in PMU
3. Measure short current (but not for long,
or the pin driver burns out)
 Short current > 40 A (ok)
 Short current  40 A (fails)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 36

e2
 Output
Output Drive
Drive Current
Current
Test
Test

1. Apply vector forcing pin to 0

2. Simultaneously force VOL voltage and
measure IOL
3. Repeat Step 2 for logic 1
 IOL < 2.1 mA (fails)
 IOH < -1 mA (fails)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 37

e2
 Threshold
Threshold Test
Test
1. For each I/P pin, write logic 0 followed by
propagation pattern to output. Read
output. Increase input voltage in 0.1 V
steps until output value is wrong
2. Repeat process, but stepping down from
logic 1 by 0.1 V until output value fails
 Wrong output when 0 input > 0.8 V (ok)
 Wrong output when 0 input  0.8 V
(fails)
 Wrong output when 1 input < 2.0 V (ok)
 Wrong output when 1 input  2.0 V
(fails)
Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 38
e2
 AC
AC Parametric
Parametric Tests
Tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 39

e2
 Rise/fall
Rise/fall Time
Time Tests
Tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 40

e2
 Set-up
Set-up and
and Hold
Hold Time
Time
Tests
Tests

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 41

e2
 Propagation
Propagation Delay
Delay Tests
Tests

1. Apply standard output pin load (RC or RL)

2. Apply input pulse with specific rise/fall
3. Measure propagation delay from input to
output
 Delay between 5 ns and 40 ns (ok)
 Delay outside range (fails)

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 42

e2
 Summary
Summary
 Parametric tests – determine whether pin
electronics system meets digital logic voltage,
current, and delay time specs
 Functional tests – determine whether internal
logic/analog sub-systems behave correctly
 ATE Cost Problems
 Pin inductance (expensive probing)
 Multi-GHz frequencies
 High pin count (1024)
 ATE Cost Reduction
 Multi-Site Testing
 DFT methods like Built-In Self-Test

Jan. 25, 2001 VLSI Test: Bushnell-Agrawal/Lectur 43

e2