Scribd
Upload
180 views12 pages

A o I Logic Implementation

This presentation demonstrates how to design AOI (AND-OR-Invert) logic circuits from Sum-Of-Products (SOP) and Product-Of-Sums (POS) logic expressions. For SOP expressions, each minterm is implemented with an AND gate and the outputs are OR'ed together. For POS expressions, each maxterm is implemented with an OR gate and the outputs are AND'ed together. Examples are provided of designing AOI circuits from SOP and POS expressions both with and without limitations on gate inputs.

Uploaded by

Jade Bryan Jardinico
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
180 views12 pages

A o I Logic Implementation

This presentation demonstrates how to design AOI (AND-OR-Invert) logic circuits from Sum-Of-Products (SOP) and Product-Of-Sums (POS) logic expressions. For SOP expressions, each minterm is implemented with an AND gate and the outputs are OR'ed together. For POS expressions, each maxterm is implemented with an OR gate and the outputs are AND'ed together. Examples are provided of designing AOI circuits from SOP and POS expressions both with and without limitations on gate inputs.

Uploaded by

Jade Bryan Jardinico
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 12

AOI Logic Implementation

Digital Electronics
AOI Logic Implementation
This presentation will demonstrate how to…
• Design an AOI logic circuit from a Sum-Of-
Products (SOP) logic expression.
• Design an AOI logic circuit from a Product-Of-
Sums (POS) logic expression.

OUT  A B  B C EQUALS

Logic Expression AOI Logic Circuit

2
Designing AOI SOP Logic Circuits
Design Steps
• Implement each Minterm in the logic expression with an
AND gate with the same number of inputs as there are
variables in the Minterm. (i.e., AB = 2 input gate, ABC = 3
input gate, ABCD = 4 input gate, etc.)
• OR together the outputs of the AND gates to produce the
logic expression.
• If necessary, gates can be cascaded to create gates with
more inputs.

3
Example #1: AOI Implementation SOP
Example
Design an AOI Logic Circuit for the SOP logic
expression shown below.
F2  A B C D  B C D  A B

4
Example #1: AOI Implementation SOP
Example
Design an AOI Logic Circuit for the SOP logic
expression shown below.
F2  A B C D  B C D  A B
Solution

5
Example #2: AOI Implementation SOP
Example
Unfortunately, in this class, we only have access to (2)
input OR gates and (2) & (3) input AND gates. Limiting
your design to these gates, redesign the AOI Logic
Circuit for the SOP expression in the previous example.

6
Example #2: AOI Implementation SOP
Example
Unfortunately, only (2) input OR gates and (2) & (3)
AND gates exist in hardware. Limiting your design to
these gates, redesign the AOI Logic Circuit for the SOP
expression in the previous example.
Solution

7
Designing AOI POS Logic Circuits
Design Steps
• Implement each Maxterm in the logic expression with an
OR gate with the same number of inputs as there are
variables in the Maxterm. (i.e., A+B = 2 input gate, A+B+C =
3 input gate, A+B+C+D = 4 input gate, etc.)
• AND together the outputs of the OR gates to produce the
logic expression.
• If necessary, gates can be cascaded to create gates with
more inputs.

8
Example #3: AOI Implementation POS
Example
Design an AOI Logic Circuit for the POS logic
expression shown below.
  
F4  W  X  Y  Z W  X  Y W  Z 

9
Example #3: AOI Implementation POS
Example
Design an AOI Logic Circuit for the POS logic
expression shown below.
  
F4  W  X  Y  Z W  X  Y W  Z 
Solution

10
Example #4: AOI Implementation POS
Example
Limiting your design to only (2) input OR gates and (2)
& (3) input AND gates, redesign the AOI Logic Circuit
for the POS logic expression in the previous example.

11
Example #4: AOI Implementation POS
Example
Limiting your design to only (2) input OR gates and (2)
& (3) input AND gates, redesign the AOI Logic Circuit
for the POS logic expression in the previous example.
Solution

12

You might also like