This laboratory report discusses the sample and hold circuit, which samples an analog input signal and holds the sample value for a period of time. The circuit contains a switch and capacitor and is used as a front end for analog signals. Diagrams, code, and simulations are provided for both ideal and non-ideal sample and hold circuits. The report is presented to a professor for a college engineering course.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
49 views
Lab 3 Report - Sample and Hold
This laboratory report discusses the sample and hold circuit, which samples an analog input signal and holds the sample value for a period of time. The circuit contains a switch and capacitor and is used as a front end for analog signals. Diagrams, code, and simulations are provided for both ideal and non-ideal sample and hold circuits. The report is presented to a professor for a college engineering course.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 13
Laboratory Report
Sample and Hold
A Laboratory Report Presented to
Prof. Aileen Caberos-Gumera Faculty, DEET College of Engineering and Technology, MSU-IIT Sample and Hold The sample and hold circuit is a front end in which it deals with the analog signal.
From the word “Sample and Hold”, it samples
the analog input, holds the samples/data in a definite time and then releases it.
It contains a switch and a capacitor
Sample and Hold Diagram Ideal Sample and Hold Ideal Sample and Hold Code Ideal Sample and Hold Simulation Ideal Sample and Hold Simulation Ideal Sample and Hold Simulation Non-Ideal Sample and Hold Non-Ideal Sample and Hold Code Non-Ideal Sample and Hold Simulation Non-Ideal Sample and Hold Simulation Non-Ideal Sample and Hold Simulation